- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382553 > ST7DALI (意法半導(dǎo)體) 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI, DALI PDF資料下載
參數(shù)資料
| 型號： | ST7DALI |
| 廠商： | 意法半導(dǎo)體 |
| 元件分類： | ADC |
| 英文描述： | 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI, DALI |
| 中文描述： | 8位單電壓閃存存儲器，數(shù)據(jù)EEPROM，模數(shù)轉(zhuǎn)換器，定時器，SPI和大理微控制器 |
| 文件頁數(shù)： | 88/141頁 |
| 文件大?。?/td> | 2175K |
| 代理商： | ST7DALI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁當(dāng)前第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁
ST7DALI
88/141
1
SERIAL PERIPHERAL INTERFACE
(Cont’d)
CONTROL/STATUS REGISTER (SPICSR)
Read/Write (some bits Read Only)
Reset Value: 0000 0000 (00h)
Bit 7 =
SPIF
Serial Peripheral Data Transfer Flag
(Read only).
This bit is set by hardware when a transfer has
been completed. An interrupt is generated if
SPIE=1 in the SPICR register. It is cleared by a
software sequence (an access to the SPICSR
register followed by a write or a read to the
SPIDR register).
0: Data transfer is in progress or the flag has been
cleared.
1: Data transfer between the
Device
and an exter-
nal device has been completed.
Note:
While the SPIF bit is set, all writes to the
SPIDR register are inhibited until the SPICSR reg-
ister is read.
Bit 6 =
WCOL
Write Collision status (Read only).
This bit is set by hardware when a write to the
SPIDR register is done during a transmit se-
quence. It is cleared by a software sequence (see
Figure 50
).
0: No write collision occurred
1: A write collision has been detected
Bit 5 =
OVR
S
PI Overrun error (Read only).
This bit is set by hardware when the byte currently
being received in the shift register is ready to be
transferred into the SPIDR register while SPIF = 1
(See
Section 11.5.5.2
). An interrupt is generated if
SPIE = 1 in the SPICR register. The OVR bit is
cleared by software reading the SPICSR register.
0: No overrun error
1: Overrun error detected
Bit 4 =
MODF
Mode Fault flag (Read only).
This bit is set by hardware when the SS pin is
pulled low in master mode (see
Section 11.5.5.1
Master Mode Fault (MODF)
). An SPI interrupt can
be generated if SPIE=1 in the SPICR register. This
bit is cleared by a software sequence (An access
to the SPICSR register while MODF=1 followed by
a write to the SPICR register).
0: No master mode fault detected
1: A fault in master mode has been detected
Bit 3 = Reserved, must be kept cleared.
Bit 2 =
SOD
SPI Output Disable.
This bit is set and cleared by software. When set, it
disables the alternate function of the SPI output
(MOSI in master mode / MISO in slave mode)
0: SPI output enabled (if SPE=1)
1: SPI output disabled
Bit 1 =
SSM
SS Management.
This bit is set and cleared by software. When set, it
disables the alternate function of the SPI SS pin
and uses the SSI bit value instead. See
Section
11.5.3.2 Slave Select Management
.
0: Hardware management (SS
managed by exter-
nal pin)
1: Software management (internal SS signal con-
trolled by SSI bit. External SS pin free for gener-
al-purpose I/O)
Bit 0 =
SSI
SS Internal Mode.
This bit is set and cleared by software. It acts as a
‘chip select’ by controlling the level of the SS slave
select signal when the SSM bit is set.
0 : Slave selected
1 : Slave deselected
DATA I/O REGISTER (SPIDR)
Read/Write
Reset Value: Undefined
The SPIDR register is used to transmit and receive
data on the serial bus. In a master device, a write
to this register will initiate transmission/reception
of another byte.
Notes:
During the last clock cycle the SPIF bit is
set, a copy of the received data byte in the shift
register is moved to a buffer. When the user reads
the serial peripheral data I/O register, the buffer is
actually being read.
While the SPIF bit is set, all writes to the SPIDR
register are inhibited until the SPICSR register is
read.
Warning:
A write to the SPIDR register places
data directly into the shift register for transmission.
A read to the SPIDR register returns the value lo-
cated in the buffer and not the content of the shift
register (see
Figure 45
).
7
0
SPIF
WCOL
OVR
MODF
-
SOD
SSM
SSI
7
0
D7
D6
D5
D4
D3
D2
D1
D0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST7FDALIF2M6 | 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI, DALI |
| ST7PDALIF2M6 | 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI, DALI |
| ST7FLCD1 | 8-bit MCU for LCD Monitors with 60 KBytes Flash, 2 KBytes RAM, 2 DDC Ports and Infrared Controller |
| ST7FLIT19B | 8-Bit MCU With Single Voltage Flash Memory, Data EEPROM, ADC, 5 Timers, SPI(內(nèi)部RC,PLL,ADC,ROP,ICP, IAP,SPI的8位MCU) |
| ST7FLITE10F1B6 | 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 4 TIMERS, SPI |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST7DALI-EVAL | 功能描述:開發(fā)板和工具包 - 其他處理器 Eval for ST7DALI RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| ST7-DVP3 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost, Real Time Emulator Series for ST7 |
| ST7EA 100 | 功能描述:微調(diào)電阻器 - 表面貼裝 ST7EA101 RoHS:否 制造商:Murata 產(chǎn)品:Single-Turn Trimmer Potentiometers 產(chǎn)品類型:Single Turn 轉(zhuǎn)數(shù):1 元件類型:Cermet 錐度:Linear 電阻:10 kOhms 電壓額定值: 端接類型:SMD/SMT 功率額定值:250 mW (1/4 W) 容差:20 % 溫度系數(shù):150 PPM / C |
| ST-7EA 100(101) | 制造商:Copal Electronics 功能描述:100 }20% (B) }100ppm/ 0.25W/70 0W/125 6.4~3.4~6.1mm +125 -55 6.4mm 3.4mm 6.1mm |
| ST-7EA 100k(104) | 制造商:Copal Electronics 功能描述:100k }20% (B) }100ppm/ 0.25W/70 0W/125 6.4~3.4~6.1mm +125 -55 6.4mm 3.4mm 6.1mm |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。