- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98070 > S3P1860-DK 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDIP20 PDF資料下載
參數(shù)資料
| 型號(hào)： | S3P1860-DK |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDIP20 |
| 封裝： | 0.300 INCH, DIP-20 |
| 文件頁(yè)數(shù)： | 20/95頁(yè) |
| 文件大?。?/td> | 339K |
| 代理商： | S3P1860-DK |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)
S3P1860
4-2
Table 4-1. Descriptions of Pins Used to Read/Write the EPROM
Main Chip
During Programming
Pin Name
Pin No.
I/O
Function
P2.2
SDAT
16
O
Serial data pin. Output port when reading and input
port when writing. Can be assigned as a input/push-
pull output port.
P2.1
SCLK
17
O
Serial clock pin. Input only pin
P2.4
V
PP
14
O
Power supply pin for EPROM cell writing (indicates
that OTP enters into the writing mode).
When 12.5 V is applied, OTP is in writing mode and
when 5 V is applied, OTP is in reading mode.
(Option)
V
DD/VSS
V
DD/VSS
20/1
Logic power supply pin. V
DD should be tied to + 5 V
during programming
TEST
OTP
18
TEST should be tied to + 5 V during programming
P0.0
Programming
4
I
P0.0 should be tied to + 5 V during programming
P0.1
Mode Control
5
I
P0.1 should be tied to + 5 V during programming
P0.2
Pins
6
I
P0.2 should be tied to + 5 V during programming
P0.3
7
I
P0.3 should be tied to 0 V during programming
P1.0
8
I
P1.0 should be tied to + 5 V during programming
P1.1
9
I
P1.1 should be tied to + 5 V during programming
Table 4-2 Comparison of S3C1860 and S3P1860 Features
Characteristic
S3C1860
S3P1860
Program Memory (ROM) 1024 bytes
1024 bytes
Data Memory (RAM)
32 nibbles
Supply Voltage
1.8 V to 3.6 V (250 kHz
≤ f
OSC ≥ 3.9 MHz)
2.2 V to 3.6 V (3.9 MHz
< f
OSC ≤ 6 MHz)
1.8 V to 3.6 V (2 MHz
≤ f
OSC ≥ 3.9 MHz)
2.2 V to 3.6 V (3.9 MHz
< f
OSC ≤ 6 MHz)
Oscillator Frequency
Non-divide Option: 250 kHz
1 MHz
Divide-8 Option: 2 MHz
6 MHz
Divide-8 Option : 2MHz
6MHz
Oscillator Frequency
Devide Select
Mask Option : fxx = f
OSC or fOSC/8
Only f
OSC/8
Pin Configuration
20 DIP, 20 SOP
EPROM
Programmability
Programmed at the factory
User Program 1 time
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S3C1860XX-SK | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO20 |
| S3C1860XX-DK | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDIP20 |
| S3P7048-QZ | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP42 |
| S3P72B9-QA | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP128 |
| S3C72B5XX-QA | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP128 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S3P44D10 | 功能描述:固態(tài)繼電器-工業(yè)安裝 RoHS:否 制造商:Crydom 控制電壓范圍:4 VDC to 32 VDC 負(fù)載電壓額定值:7 VDC to 72 VDC 負(fù)載電流額定值:160 A 觸點(diǎn)形式: 輸出設(shè)備:SSR 安裝風(fēng)格:Panel |
| S3P44D10/R | 制造商:Teledyne Relays 功能描述:THREE-PHASE OUTPUT TO 10A 440 VAC CAGE CLAMP CONNS - Bulk 制造商:Teledyne Relays 功能描述:SOLID STATE RELAY |
| S3P44R10 | 制造商:Teledyne Relays 功能描述:THREE-PHASE OUTPUT TO 10A 440 VAC CAGE CLAMP CONNS - Bulk 制造商:Teledyne Industrial 功能描述:Relay SSR 90mA 30V DC-IN 10A 440V AC-OUT 8-Pin |
| S3P44R10/R | 制造商:Teledyne Relays 功能描述:THREE-PHASE OUTPUT TO 10A 440 VAC CAGE CLAMP CONNS - Bulk 制造商:Teledyne Relays 功能描述:SOLID STATE RELAY |
| S3P7048 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:The S3C7044/C7048 single-chip CMOS microcontroller has been designed for very high-performance using Samsungs newest 4-bit CPU core, SAM47 (Samsung Ar |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。