
M68360QUADS-040 - User’s Manual
TABLE OF CONTENTS
Draft 1.0
3.4
Programming the slave QUICC
Module Base Address Register
Module Configuration Register
CLKO Control Register
PLL Control Register
Port E Pin Assignment Register
System Protection Control
Global Memory Register
Base Register 0 and Option Register 0
Base Register 1 and Option Register 1
Base Register 2 and Option Register 2
Base Register 3 and Option Register 3
Base Register 4 and Option Register 4
Base Register 5 and Option Register 5
Base Register 6 and Option Register 6
Base Register 7 and Option Register 7
Port A Open Drain Register
Port A Data Register
Port A Data Direction Register
Port A Pin Assignment Register
Port B Open Drain Register
Port B Data Register
Port B Data Direction Register
Port B Pin Assignment Register
Port C Data Register
Port C Data Direction Register
Port C Pin Assignment Register
Port C Special Options Register
FUNCTIONAL DESCRIPTION
INTRODUCTION
Master MC68EC040
RESET for the 68EC040 & the QUICC
Utilizing the MC68EC040 Data Cache
Interrupts on the M68360QUADS-040
ABORT Push-button
Host - NMI
Hardware-Breakpoint Interrupt
Parity Error Interrupt
Host Request / Acknowledge Interrupt
Bus Arbitration
System Utilities
Breakpoints Generator
Bus Monitor
Spurious Interrupt Monitor
software Watch-Dog
Periodic Interval Timer - PIT
Clock Generator
Flash PROM
Bursting SRAM
EEPROM
DRAM
Slave QUICC
DRAM Controller
21
21
21
21
21
21
21
22
22
22
23
23
23
24
24
24
24
24
24
24
24
24
25
25
25
25
25
25
26
26
26
26
27
27
27
28
28
28
28
28
29
29
29
30
30
30
30
30
30
31
31
31
32
3.4.1
3.4.2
3.4.3
3.4.4
3.4.5
3.4.6
3.4.7
3.4.8
3.4.9
3.4.10
3.4.11
3.4.12
3.4.13
3.4.14
3.4.15
3.4.16
3.4.17
3.4.18
3.4.19
3.4.20
3.4.21
3.4.22
3.4.23
3.4.24
3.4.25
3.4.26
3.4.27
4 -
4.1
4.2
4.2.1
4.2.2
4.3
4.3.1
4.3.2
4.3.3
4.3.4
4.3.5
4.4
4.5
4.5.1
4.5.2
4.5.3
4.5.4
4.5.5
4.6
4.7
4.8
4.9
4.10
4.11
4.11.1
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.