- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361330 > QUADS68040UM_D M68360QUADS-040 User＇s Manual PDF資料下載
參數(shù)資料
| 型號： | QUADS68040UM_D |
| 英文描述： | M68360QUADS-040 User＇s Manual |
| 中文描述： | M68360QUADS - 040使用手冊 |
| 文件頁數(shù)： | 21/86頁 |
| 文件大?。?/td> | 1351K |
| 代理商： | QUADS68040UM_D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
Freescale Semiconductor, Inc.
OPERATING INSTRUCTIONS
21
3.4
Programming the slave QUICC
The slave QUICC (core disabled) provides the following functions on the M68360QUADS-040:
1.
DRAM Controller
2.
Chip Select and DSACK~ generator.
3.
Parallel port (ADI).
4.
UART for terminal or host computer connection.
5.
Dual Ethernet controller.
6.
Interrupter
7.
Serial EEPROM interface.
8.
General Purpose I/O signals.
The slave QUICC internal registers must be programmed after hardware reset as described in the following
paragraphs. The addresses and programming values are in hexadecimal base.
Please refer to the MC68360 QUICC User’s Manual for more information.
3.4.1
Module Base Address Register
The slave QUICC’s module base address register (MBAR) controls the location of its internal memory and
registers and their access space. The slave QUICC MBAR resides at a fixed location in ’0003FF00’ in the
CPU space.
The MBAR must be initialized to ’00122001’ to obtain the memory map as described in TABLE 3-2
3.4.2
Module Configuration Register
The module configuration register (MCR) controls the SIM60 configuration in the slave QUICC. The MCR
is initialized to 60018C3F after reset.
3.4.3
CLKO Control Register
The CLKO control register (CLKOCR) controls the operation of the CLKO(1:2) pins. This register must be
initialized to ’03’ after reset to enable CLKO2 and disable CLKO1.
3.4.4
PLL Control Register
The PLL control register (PLLCR) controls the operation of the PLL. There is no need to program the
PLLCR after hard reset, because the configuration of the MODCK(0:1) pins on the QUADS determines its
value. It is recommended to set the PLLWR bit to prevent accidental writing.
3.4.5
Port E Pin Assignment Register
Port E pins can be programmed by the port E pin assignment register (PEPAR). The PEPAR must be
initialized to ’37C0’ to configure Port E of the slave QUICC as follows:
The output of the slave QUICC interrupt request is on IOUT(0:2)~ pins.
RAS1~ and RAS2~ double drive function is used to drive the DRAM.
The A(31:28) pins of the slave QUICC are configured as write enables.
The OE~/AMUX pin is configured as AMUX to drive the external multiplexers of the DRAM.
The CAS(0:3)~ output function is used for the DRAM.
CS7~ output function is enabled.
AVECO~ function is chosen.
3.4.6
System Protection Control
The system protection register (SYPCR) controls the system monitors, the software watchdog, and the bus
monitor timing. This register must be initialized to ’34’ to disable the software watchdog, disable the double
F
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QUICK_REF_FAQ | FAQs and Recommendations for an AMD Athlon? Processor-Based Computer |
| QUICK-CHIP2 | ASIC |
| QUICK-CHIP2K | ASIC |
| QUICK-CHIP6 | ASIC |
| QUICK-CHIP7 | ASIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QUAL-MANU-01 | 制造商:BEL 制造商全稱:Bel Fuse Inc. 功能描述:QUALITY MANUAL |
| QUARTER-BRICKSERIES | 制造商:EMERSON-NETWORKPOWER 制造商全稱:Emerson Network Power 功能描述:High Current, High Efficiency, Low Profile |
| QUATRO4050 | 制造商:ZORAN 制造商全稱:ZORAN 功能描述:Programmable SOC Solution for Printers and All-in-Ones |
| QUATRO4100 | 制造商:ZORAN 制造商全稱:ZORAN 功能描述:Programmable SOC Solution for Printing Appliances |
| QUATRO4110 | 制造商:ZORAN 制造商全稱:ZORAN 功能描述:Programmable SOC Solution for Printing Appliances |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。