參數(shù)資料
型號(hào)： PSD413A2V-A-20JI
廠商： 意法半導(dǎo)體
英文描述： Flash In-System Programmable ISP Peripherals For 8-bit MCUs
中文描述： Flash在系統(tǒng)可編程ISP的外設(shè)的8位微控制器
文件頁數(shù)： 24/120頁
文件大小： 563K
代理商： PSD413A2V-A-20JI
PSD813F1-A
Preliminary
20
9.1.1.5.4 Read the OTP Row
There are 64 bytes of One-Time-Programmable (OTP) memory that reside in EEPROM.
These 64 bytes are in addition to the 32 Kbytes of EEPROM memory. A read of the
OTP row is done with an instruction composed of at least 4 operations: 3 specific write
operations and one to 64 read operations (see Table 9). During the read operation(s),
address bit A6 must be zero, while address bits A5-A0 define the OTP Row byte to be read
while any EEPROM sector select signal (EESi) is active. After reading the last byte, an
EEPROM Return instruction must be executed (see Table 9).
9.1.1.5.5 Read the Erase/Program Status Bits
The PSD813F1 provides several status bits to be used by the microcontroller to confirm
the completion of an erase or programming instruction of Flash memory. Bits are also
available to show the status of writes to EEPROM. These status bits minimize the time that
the microcontroller spends performing these tasks and are defined in Table 10. The status
bits can be read as many times as needed.
FSi/
CSBOOTi
EESi
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0
Data
Polling
Toggle
Flag
Error
Flag
Erase
Time-
out
Flash
V
IH
V
IL
X
X
X
X
EEPROM
V
IL
V
IH
Data
Polling
Toggle
Flag
X
X
X
X
X
X
Table 10. Status Bit
NOTES:
1. X = Not guaranteed value, can be read either 1 or 0.
2. DQ7-DQ0 represent the Data Bus bits, D7-D0.
3. FSi and EESi are active high.
The
PSD813F1
Functional
Blocks
(cont.)
For Flash memory, the microcontroller can perform a read operation to obtain these status
bits while an erase or program instruction is being executed by the embedded algorithm.
See section 9.1.1.7 for details.
For EEPROM not in SDP mode, the microcontroller can perform a read operation to obtain
these status bits just after a data write operation. The microcontroller may write one to 64
bytes before reading the status bits. See section 9.1.1.6 for details.
For EEPROM in SDP mode, the microcontroller will perform a read operation to obtain
these status bits while an SDP write instruction is being executed by the embedded
algorithm. See section 9.1.1.1.3 for details.
相關(guān)PDF資料
PDF描述
PSO-0505 ECONOLING - DC/DC - CONVERTER
PSOT03C STANDARD CAPACITANCE TVS ARRAY
PSOT03LC-LF-T13 ULTRA LOW CAPACITANCE TVS ARRAY
PSOT03LC-LF-T7 ULTRA LOW CAPACITANCE TVS ARRAY
PSOT03LC-T13 ULTRA LOW CAPACITANCE TVS ARRAY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD4-16 制造商:Tamura Corporation of America 功能描述:
PSD4-20 制造商:MICROTRAN 功能描述:POWER TRANSFORMER, 6 VA
PSD4235G2-70U 功能描述:SPLD - 簡單可編程邏輯器件 5.0V 4M 70ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
PSD4235G2-90U 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 4M 90ns RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
PSD4235G2-90UI 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 4M 90ns RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*