參數(shù)資料
型號(hào): PI7C8150AMAE
廠商: Pericom
文件頁(yè)數(shù): 75/111頁(yè)
文件大小: 0K
描述: IC PCI-PCI BRIDGE 2PORT 208-FQFP
標(biāo)準(zhǔn)包裝: 24
系列: *
應(yīng)用: *
接口: *
電源電壓: *
封裝/外殼: 208-BFQFP
供應(yīng)商設(shè)備封裝: 208-FQFP(28x28)
包裝: 管件
安裝類(lèi)型: 表面貼裝
PI7C8150A
2-PORT PCI-TO-PCI BRIDGE
Page 66 of 111
APRIL 2006 – Revision 1.1
a locked posted write transaction, if the SERR_L enable bit is set in the command register.
Signal SERR_L is asserted for the master abort condition if the master abort mode bit is set
in the bridge control register (see Section 6.4).
8
PCI BUS ARBITRATION
PI7C8150A must arbitrate for use of the primary bus when forwarding upstream
transactions. Also, it must arbitrate for use of the secondary bus when forwarding
downstream transactions. The arbiter for the primary bus resides external to PI7C8150A,
typically on the motherboard. For the secondary PCI bus, PI7C8150A implements an
internal arbiter. This arbiter can be disabled, and an external arbiter can be used instead.
This chapter describes primary and secondary bus arbitration.
8.1
PRIMARY PCI BUS ARBITRATION
PI7C8150A implements a request output pin, P_REQ_L, and a grant input pin, P_GNT_L,
for primary PCI bus arbitration. PI7C8150A asserts P_REQ_L when forwarding
transactions upstream; that is, it acts as initiator on the primary PCI bus. As long as at least
one pending transaction resides in the queues in the upstream direction, either posted write
data or delayed transaction requests, PI7C8150A keeps P_REQ_L asserted. However, if a
target retry, target disconnect, or a target abort is received in response to a transaction
initiated by PI7C8150A on the primary PCI bus, PI7C8150A de-asserts P_REQ_L for two
PCI clock cycles.
For all cycles through the bridge, P_REQ_L is not asserted until the transaction request has
been completely queued. When P_GNT_L is asserted LOW by the primary bus arbiter
after PI7C8150A has asserted P_REQ_L, PI7C8150A initiates a transaction on the primary
bus during the next PCI clock cycle. When P_GNT_L is asserted to PI7C8150A when
P_REQ_L is not asserted, PI7C8150A parks P_AD, P_CBE, and P_PAR by driving them
to valid logic levels. When the primary bus is parked at PI7C8150A and PI7C8150A has a
transaction to initiate on the primary bus, PI7C8150A starts the transaction if P_GNT_L
was asserted during the previous cycle.
8.2
SECONDARY PCI BUS ARBITRATION
PI7C8150A implements an internal secondary PCI bus arbiter. This arbiter supports eight
external masters on the secondary bus in addition to PI7C8150A. The internal arbiter can
be disabled, and an external arbiter can be used instead for secondary bus arbitration.
8.2.1
SECONDARY BUS ARBITRATION USING THE INTERNAL
ARBITER
To use the internal arbiter, the secondary bus arbiter enable pin, S_CFN_L, must be tied
LOW. PI7C8150A has nine secondary bus request input pins, S_REQ_L[8:0], and has nine
secondary bus output grant pins, S_GNT_L[8:0], to support external secondary bus
masters.
06-0057
相關(guān)PDF資料
PDF描述
PIC18F2515-I/SP IC MCU FLASH 24KX16 28-DIP
V300A15E500B2 CONVERTER MOD DC/DC 15V 500W
PIC16C73B-04I/SO IC MCU OTP 4KX14 A/D PWM 28SOIC
GRM1555C1H301JA01D CAP CER 300PF 50V 5% NP0 0402
PIC16LF876A-I/ML IC PIC MCU FLASH 8KX14 28QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C8150AMAE-33 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8150AND 制造商:PERICOM 制造商全稱(chēng):Pericom Semiconductor Corporation 功能描述:2-PORT PCI-to-PCI BRIDGE
PI7C8150AND-33 制造商:Pericom Semiconductor Corporation 功能描述:PCI-TO-PCI BRIDGE 256BGA - Rail/Tube
PI7C8150ANDE 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8150B 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:PCI Bridge | Asynchronous 2-Port PCI Bridge