參數(shù)資料
型號(hào)： PI7C8150AMAE
廠商： Pericom
文件頁(yè)數(shù)： 31/111頁(yè)
文件大?。?/td> 0K
描述： IC PCI-PCI BRIDGE 2PORT 208-FQFP
標(biāo)準(zhǔn)包裝： 24
系列： *
應(yīng)用： *
接口： *
電源電壓： *
封裝/外殼： 208-BFQFP
供應(yīng)商設(shè)備封裝： 208-FQFP（28x28）
包裝： 管件
安裝類(lèi)型： 表面貼裝
PI7C8150A
2-PORT PCI-TO-PCI BRIDGE
Page 26 of 111
APRIL 2006 – Revision 1.1
PI7C8150A implements a discard timer that starts counting when the delayed write
completion is at the head of the delayed transaction completion queue. The initial value of
this timer can be set to the retry counter register offset 78h.
If the initiator does not repeat the delayed write transaction before the discard timer
expires, PI7C8150A discards the delayed write completion from the delayed transaction
completion queue. PI7C8150A also conditionally asserts P_SERR_L (see Section 6.4).
3.5.4
WRITE TRANSACTION ADDRESS BOUNDARIES
PI7C8150A imposes internal address boundaries when accepting write data. The aligned
address boundaries are used to prevent PI7C8150A from continuing a transaction over a
device address boundary and to provide an upper limit on maximum latency. PI7C78150A
returns a target disconnect to the initiator when it reaches the aligned address boundaries
under conditions shown in Table 3-3.
Table 3-3. Write Transaction Disconnect Address Boundaries
Type of Transaction
Condition
Aligned Address Boundary
Delayed Write
All
Disconnects after one data transfer
Posted Memory Write
Memory write disconnect control
bit = 0
(1)
4KB aligned address boundary
Posted Memory Write
Memory write disconnect control
bit = 1
(1)
Disconnects at cache line boundary
Posted Memory Write and
Invalidate
Cache line size
≠ 1, 2, 4, 8, 16
4KB aligned address boundary
Posted Memory Write and
Invalidate
Cache line size = 1, 2, 4, 8, 16
Cache line boundary if posted memory
write data FIFO does not have enough
space for the cache line
Note 1.
Memory write disconnect control bit is bit 1 of the chip control register at offset 40h in the
configuration space.
3.5.5
BUFFERING MULTIPLE WRITE TRANSACTIONS
PI7C8150A continues to accept posted memory write transactions as long as space for at
least one DWORD of data in the posted write data buffer remains. If the posted write data
buffer fills before the initiator terminates the write transaction, PI7C8150A returns a target
disconnect to the initiator.
Delayed write transactions are posted as long as at least one open entry in the delayed
transaction queue exists. Therefore, several posted and delayed write transactions can exist
in data buffers at the same time. See Chapter 6 for information about how multiple posted
and delayed write transactions are ordered.
3.5.6
FAST BACK-TO-BACK TRANSACTIONS
PI7C8150A can recognize and post fast back-to-back write transactions. When
PI7C8150A cannot accept the second transaction because of buffer space limitations, it
returns a target retry to the initiator. The fast back-to-back enable bit must be set in the
command register for upstream write transactions, and in the bridge control register for
downstream write transactions.
06-0057
相關(guān)PDF資料
PDF描述
PIC18F2515-I/SP IC MCU FLASH 24KX16 28-DIP
V300A15E500B2 CONVERTER MOD DC/DC 15V 500W
PIC16C73B-04I/SO IC MCU OTP 4KX14 A/D PWM 28SOIC
GRM1555C1H301JA01D CAP CER 300PF 50V 5% NP0 0402
PIC16LF876A-I/ML IC PIC MCU FLASH 8KX14 28QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C8150AMAE-33 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8150AND 制造商:PERICOM 制造商全稱(chēng):Pericom Semiconductor Corporation 功能描述:2-PORT PCI-to-PCI BRIDGE
PI7C8150AND-33 制造商:Pericom Semiconductor Corporation 功能描述:PCI-TO-PCI BRIDGE 256BGA - Rail/Tube
PI7C8150ANDE 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8150B 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:PCI Bridge | Asynchronous 2-Port PCI Bridge
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*