- 您現在的位置：買賣IC網 > PDF目錄11744 > PI7C8150AMAE (Pericom)IC PCI-PCI BRIDGE 2PORT 208-FQFP PDF資料下載
參數資料
| 型號： | PI7C8150AMAE |
| 廠商： | Pericom |
| 文件頁數： | 44/111頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PCI-PCI BRIDGE 2PORT 208-FQFP |
| 標準包裝： | 24 |
| 系列： | * |
| 應用： | * |
| 接口： | * |
| 電源電壓： | * |
| 封裝/外殼： | 208-BFQFP |
| 供應商設備封裝： | 208-FQFP（28x28） |
| 包裝： | 管件 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁
PI7C8150A
2-PORT PCI-TO-PCI BRIDGE
Page 38 of 111
APRIL 2006 – Revision 1.1
Table 3-8. Response to Posted Write Target Termination
Target Termination
Repsonse
Normal
No additional action.
Target Retry
Repeating write transaction to target.
Target Disconnect
Initiate write transaction for delivering remaining posted write data.
Target Abort
Set received-target-abort bit in the target interface status register. Assert
P_SERR# if enabled, and set the signaled-system-error bit in primary status
register.
Note that when a target retry or target disconnect is returned and posted write data
associated with that transaction remains in the write buffers, PI7C8150A initiates another
write transaction to attempt to deliver the rest of the write data. If there is a target retry, the
exact same address will be driven as for the initial write trans-action attempt. If a target
disconnect is received, the address that is driven on a subsequent write transaction attempt
will be updated to reflect the address of the current DWORD. If the initial write transaction
is Memory-Write-and-Invalidate transaction, and a partial delivery of write data to the
target is performed before a target disconnect is received, PI7C8150A will use the memory
write command to deliver the rest of the write data. It is because an incomplete cache line
will be transferred in the subsequent write transaction attempt.
After the PI7C8150A makes 2
24 (default) write transaction attempts and fails to deliver all
posted write data associated with that transaction, PI7C8150A asserts P_SERR_L if the
primary SERR_L enable bit is set (bit 8 of command register for secondary bus) and
posted-write-non-delivery bit is not set. The posted-write-non-delivery bit is the bit 2 of
P_SERR_L event disable register (offset 64h). PI7C8150A will report system error. See
Section 6.4 for a discussion of system error conditions.
3.8.3.3
DELAYED READ TARGET TERMINATION RESPONSE
When PI7C8150A initiates a delayed read transaction, the abnormal target responses can
be passed back to the initiator. Other target responses depend on how much data the
initiator requests. Table 3-9 shows the response to each type of target termination that
occurs during a delayed read transaction.
PI7C8150A repeats a delayed read transaction until one of the following conditions is met:
PI7C8150A completes at least one data transfer.
PI7C8150A receives a master abort.
PI7C8150A receives a target abort.
PI7C8150A makes 2
24 (default) read attempts resulting in a response of target retry.
Table 3-9. Response to Delayed Read Target Termination
Target Termination
Response
Normal
If prefetchable, target disconnect only if initiator requests more data than read
from target. If non-prefetchable, target disconnect on first data phase.
Target Retry
Re-initiate read transaction to target
Target Disconnect
If initiator requests more data than read from target, return target disconnect to
initiator.
06-0057
相關PDF資料 |
PDF描述 |
|---|---|
| PIC18F2515-I/SP | IC MCU FLASH 24KX16 28-DIP |
| V300A15E500B2 | CONVERTER MOD DC/DC 15V 500W |
| PIC16C73B-04I/SO | IC MCU OTP 4KX14 A/D PWM 28SOIC |
| GRM1555C1H301JA01D | CAP CER 300PF 50V 5% NP0 0402 |
| PIC16LF876A-I/ML | IC PIC MCU FLASH 8KX14 28QFN |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PI7C8150AMAE-33 | 功能描述:外圍驅動器與原件 - PCI 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C8150AND | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-PORT PCI-to-PCI BRIDGE |
| PI7C8150AND-33 | 制造商:Pericom Semiconductor Corporation 功能描述:PCI-TO-PCI BRIDGE 256BGA - Rail/Tube |
| PI7C8150ANDE | 功能描述:外圍驅動器與原件 - PCI 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C8150B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI Bridge | Asynchronous 2-Port PCI Bridge |
發(fā)布緊急采購，3分鐘左右您將得到回復。