- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382386 > PDI1394P25BY (NXP SEMICONDUCTORS) 1-port 400 Mbps physical layer interface PDF資料下載
參數(shù)資料
| 型號： | PDI1394P25BY |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 網(wǎng)絡(luò)接口 |
| 英文描述： | 1-port 400 Mbps physical layer interface |
| 中文描述： | DATACOM, INTERFACE CIRCUIT, PQFP48 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-313-2, LQFP-48 |
| 文件頁數(shù)： | 8/42頁 |
| 文件大小： | 214K |
| 代理商： | PDI1394P25BY |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
Philips Semiconductors
Product data
PDI1394P25BY
1-port 400 Mbps physical layer interface
2002 Oct 11
8
TPBIAS connect-detect monitor IO used in suspend/resume
signaling and cable connection detection. For additional details of
suspend/resume operation, refer to the 1394a specification. The use
of suspend/resume is recommended for new designs.
The port transmitter and receiver circuitry is disabled during power
down (when the PD input terminal is asserted high), during reset
(when the RESET input terminal is asserted low), when no active
cable is connected to the port, or when controlled by the internal
arbitration logic. The port twisted-pair bias voltage circuitry is
disabled during power down, during reset, or when the port is
disabled as commanded by the LLC.
The LPS (link power status) terminal works with the C/LKON
terminal to manage the power usage in the node. The LPS signal
from the LLC is used in conjunction with the LCtrl bit (see Table 1
and Table 2) to indicate the active/power status of the LLC. The LPS
signal is also used to reset, disable, and initialize the PHY-LLC
interface (the state of the PHY-LCC interface is controlled solely by
the LPS input regardless of the state of the LCtrl bit).
The LPS input is considered inactive if it remains low for more than
2.6
μ
s and is considered active otherwise. When the PDI1394P25
detects that LPS is inactive, it will place the PHY-LLC interface into a
low-power reset state in which the CTL and D outputs are held in the
logic zero state and the LREQ input is ignored; however, the
SYSCLK output remains active. If the LPS input remains low for
more than 26
μ
s, the PHY-LLC interface is put into a low-power
disabled state in which the SYSCLK output is also held inactive. The
PHY-LLC interface is also held in the disabled state during hardware
reset. The PDI1394P25 will continue the necessary repeater
functions required for normal network operation regardless of the
state of the PHY-LLC interface. When the interface is in the reset or
disabled state and LPS is again observed active, the PHY will
initialize the interface and return it to normal operation.
The PHY uses the C/LKON terminal to notify the LLC to power up
and become active. When activated, the C/LKON signal is a square
wave of approximately 163 ns period. The PHY activates the
C/LKON output when the LLC is inactive and a wake-up event
occurs. The LLC is considered inactive when either the LPS input is
inactive, as described above, or the LCtrI bit is cleared to 0. A
wake-up event occurs when a link-on PHY packet addressed to this
node is received, or conditionally when a PHY interrupt occurs. The
PHY de-asserts the C/LKON output when the LLC becomes active
(both LPS active and the LCtrl bit set to 1). The PHY also de-asserts
the C/LKON output when a bus-reset occurs unless a PHY interrupt
condition exists which would otherwise cause C/LKON to be active.
8.0
In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0 V).
ABSOLUTE MAXIMUM RATINGS
1
SYMBOL
PARAMETER
CONDITION
LIMITS
UNIT
MIN
MAX
V
DD
V
I
V
I
–5 V
V
O
DC supply voltage
–0.5
4.0
V
DC input voltage
–0.5
V
DD
+0.5
5.5
V
5 volt tolerant input voltage range
–0.5
V
DC output voltage range at any output
–0.5
V
DD
+0.5
2
V
Electrostatic discharge
Human Body Model
—
kV
Machine Model
—
200
V
T
amb
T
stg
Operating free-air temperature range
0
+70
°
C
°
C
Storage temperature range
–65
+150
NOTE:
1. Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under “Recommended Operating
Conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PDI20AC1H0R | |
| PDI20AC1H0X | |
| PDI20AC1HR0 | |
| PDI20AC1HRX | |
| PDI20AC1L0R | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PDI1394P25EC | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1-port 400 Mbps physical layer interface |
| PDI-15R | 制造商:Power Dynamics Inc 功能描述: |
| PDI-15RH-5 | 制造商:Power Dynamics Inc 功能描述: |
| PDI-15RH-5-R-G30 | 制造商:Power Dynamics Inc 功能描述:PDI Series 15 Position Right Angle Socket High Density D-Sub |
| PDI-15S | 制造商:POWER DYNAMICS 功能描述: 制造商:Power Dynamics Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。