- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382386 > PDI1394P25BY (NXP SEMICONDUCTORS) 1-port 400 Mbps physical layer interface PDF資料下載
參數(shù)資料
| 型號(hào)： | PDI1394P25BY |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 網(wǎng)絡(luò)接口 |
| 英文描述： | 1-port 400 Mbps physical layer interface |
| 中文描述： | DATACOM, INTERFACE CIRCUIT, PQFP48 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-313-2, LQFP-48 |
| 文件頁數(shù)： | 35/42頁 |
| 文件大?。?/td> | 214K |
| 代理商： | PDI1394P25BY |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
Philips Semiconductors
Product data
PDI1394P25BY
1-port 400 Mbps physical layer interface
2002 Oct 11
35
T
LPS_RESET
T
RESTORE
ISO
SYSCLK
CTL0, CTL1
D0 – D7
LREQ
LPS
(high)
(a)
(c)
(d)
(b)
SV01811
Figure 21.
Interface Reset, ISO High
The sequence of events for resetting the PHY-LLC interface when it
is in the nondifferentiated mode of operation (ISO terminal is high) is
as follows:
1. Normal operation. Interface is operating normally, with LPS
asserted, SYSCLK active, status and packet data reception and
transmission via the CTL and D lines, and request activity via the
LREQ line. In the above diagram, the LPS signal is shown as a
non-pulsed level signal. However, it is permissible to use a
pulsed signal for LPS in a direct connection between the PHY
and LLC; a pulsed signal is required when using an isolation
barrier (whether of the Philips Bus Holder type or Annex J type).
2. LPS deasserted. The LLC deasserts the LPS signal and, within
1.0 ms, terminates any request or interface bus activity, places
its CTL and D outputs into a high-impedance state, and drives its
LREQ output low.
3. Interface reset. After T
LPS_RESET
time, the PHY determines that
LPS is inactive, terminates any interface bus activity, and drives
its CTL and D outputs low. The PHY-LLC interface is now in the
reset state.
4. Interface restored. After the minimum T
RESTORE
time, the LLC
may again assert LPS active. (The minimum T
RESTORE
interval
provides sufficient time for the biasing networks used in Annex J
type isolation barrier circuits to stabilize and reach a quiescent
state if the isolation barrier has somehow become unbalanced.)
When LPS is asserted, the interface will be initialized as
described below.
If the LLC continues to keep the LPS signal deasserted, it requests
that the interface be disabled. The PHY disables the interface when
it observes that LPS has been deasserted for T
LPS_DISABLE
. When
the interface is disabled, the PHY sets its CTL and D outputs as
stated above for interface reset, but also stops SYSCLK activity. The
interface is also placed into the disabled condition upon a hardware
reset of the PHY. The timing for interface disable is shown in
Figure 22 and Figure 23.
When the interface is disabled, the PHY will enter a low-power state
if none of its ports is active.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PDI20AC1H0R | |
| PDI20AC1H0X | |
| PDI20AC1HR0 | |
| PDI20AC1HRX | |
| PDI20AC1L0R | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PDI1394P25EC | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1-port 400 Mbps physical layer interface |
| PDI-15R | 制造商:Power Dynamics Inc 功能描述: |
| PDI-15RH-5 | 制造商:Power Dynamics Inc 功能描述: |
| PDI-15RH-5-R-G30 | 制造商:Power Dynamics Inc 功能描述:PDI Series 15 Position Right Angle Socket High Density D-Sub |
| PDI-15S | 制造商:POWER DYNAMICS 功能描述: 制造商:Power Dynamics Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。