- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄367801 > PC8245MTPU300D (ATMEL CORP) Integrated Processor Family PDF資料下載
參數(shù)資料
| 型號(hào)： | PC8245MTPU300D |
| 廠商： | ATMEL CORP |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | Integrated Processor Family |
| 中文描述： | 32-BIT, 300 MHz, RISC PROCESSOR, PBGA352 |
| 封裝： | 35 X 35 MM, 1.27 MM PITCH, TBGA-352 |
| 文件頁(yè)數(shù)： | 50/61頁(yè) |
| 文件大小： | 429K |
| 代理商： | PC8245MTPU300D |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)當(dāng)前第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)
50
PC8245
2171D–HIREL–06/04
In addition, it is recommended that there be several bulk storage capacitors distributed
around the PCB, feeding the
V
DD
, O
V
DD
, G
V
DD
, and L
V
DD
planes, to enable quick recharg-
ing of the smaller chip capacitors. These bulk capacitors should have a low ESR
(equivalent series resistance) rating to ensure the quick response time necessary. They
should also be connected to the power and ground planes through two vias to minimize
inductance. Suggested bulk capacitors: 100 – 330 μF (AVX TPS tantalum or Sanyo
OSCON).
Connection
Recommendations
To ensure reliable operation, it is highly recommended to connect unused inputs to an
appropriate signal level. Unused active-low inputs should be tied to O
V
DD
. Unused
active-high inputs should be connected to GND. All NC (no connect) signals must
remain unconnected.
Power and ground connections must be made to all external
V
DD
, O
V
DD
, G
V
DD
, L
V
DD
, and
GND pins of the PC8245.
The PCI_SYNC_OUT signal is intended to be routed halfway out to the PCI devices and
then returned to the PCI_SYNC_IN input of the PC8245.
The SDRAM_SYNC_OUT signal is intended to be routed halfway out to the SDRAM
devices and then returned to the SDRAM_SYNC_IN input of the PC8245. The trace
length may be used to skew or adjust the timing window as needed. See Motorola appli-
cation notes AN1849/D and AN2164/D for more information on this topic. Note that
there is an SDRAM_SYNC_IN to PCI_SYNC_IN time requirement. (See Table 9 on
page 31.)
Pull-up/Pull-down Resistor
Requirements
The data bus input receivers are normally turned off when no read operation is in
progress; therefore, they do not require pull-up resistors on the bus. The data bus sig-
nals are: MDH[0:31], MDL[0:31], and PAR[0:7].
If the 32-bit data bus mode is selected, the input receivers of the unused data and parity
bits (MDL[0:31] and PAR[4:7]) will be disabled, and their outputs will drive logic zeros
when they would otherwise normally be driven. For this mode, these pins do not require
pull-up resistors and should be left unconnected by the system to minimize possible out-
put switching.
The TEST0 pin requires a pull-up resistor of 120
or less connected to O
V
DD
.
It is recommended that RTC have weak pull-up resistors (2 k
– 10 k
) connected to
G
V
DD
_O
V
DD
.
It is recommended that the following signals be pulled up to O
V
DD
with weak pull-up
resistors (2 k
– 10 k
): SDA, SCL, SMI, SRESET/SDMA12, TBEN/SDMA13,
CHKSTOP_IN/SDMA14, TRIG_IN/RCS2, and DRDY.
It is recommended that the following PCI control signals be pulled up to L
V
DD
with weak
pull-up resistors (2 k
– 10 k
): DEVSEL, FRAME, IRDY, LOCK, PERR, SERR, STOP,
and TRDY. The resistor values may need to be adjusted stronger to reduce induced
noise on specific board designs.
The following pins have internal pull-up resistors enabled at all times: REQ[3:0],
REQ4/DA4, TCK, TDI, TMS, and TRST. See Table 1 on page 6 for more information.
The following pins have internal pull-up resistors enabled only while device is in the
reset state:
GNT4/DA5, MDL0, FOE, RCS0, SDRAS, SDCAS, CKE, AS, MCP, MAA[0:2],
PMAA[0:2], and QACK/DA0. See Table 1 on page 6 for more information.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC8245MTPU333D | Integrated Processor Family |
| PC824A | NPN-OUTPUT DC-INPUT OPTOCOUPLER |
| PC844A | NPN-OUTPUT AC-INPUT OPTOCOUPLER |
| PC844X | PHOTOCOUPLER |
| PC844 | DEVICE SPECIFICATION FOR PHOTOCOUPLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC8245MTPU333D | 制造商:e2v Aerospace & Defense 功能描述:MPU MPC82xx RISC 32-Bit 0.25um 333MHz 3.3V 352-Pin TBGA 制造商:e2v technologies 功能描述:MPU MPC82XX RISC 32BIT 0.25UM 333MHZ 3.3V 352TBGA - Trays |
| PC8245MTPU350D | 制造商:e2v technologies 功能描述:PC8245MTPU350D - Trays |
| PC824A | 功能描述:PHOTOCOUPLER 2CH AC INPUT 8-DIP RoHS:否 類(lèi)別:隔離器 >> 光隔離器 - 晶體管，光電輸出 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 通道數(shù):2 輸入類(lèi)型:DC 電壓 - 隔離:2500Vrms 電流傳輸比（最小值）:7% @ 16mA 電流傳輸比（最大）:50% @ 16mA 輸出電壓:20V 電流 - 輸出 / 通道:8mA 電流 - DC 正向(If):25mA Vce飽和（最大）:- 輸出類(lèi)型:有 Vcc 的晶體管 安裝類(lèi)型:通孔 封裝/外殼:8-DIP（0.400"，10.16mm） 包裝:管件 其它名稱(chēng):HCPL-2530W |
| PC825 | 功能描述:PHOTOCOUPLER 2CH DARL OUT 8-DIP RoHS:否 類(lèi)別:隔離器 >> 光隔離器 - 晶體管，光電輸出 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 通道數(shù):2 輸入類(lèi)型:DC 電壓 - 隔離:2500Vrms 電流傳輸比（最小值）:7% @ 16mA 電流傳輸比（最大）:50% @ 16mA 輸出電壓:20V 電流 - 輸出 / 通道:8mA 電流 - DC 正向(If):25mA Vce飽和（最大）:- 輸出類(lèi)型:有 Vcc 的晶體管 安裝類(lèi)型:通孔 封裝/外殼:8-DIP（0.400"，10.16mm） 包裝:管件 其它名稱(chēng):HCPL-2530W |
| PC-825 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:High Sensitivity High Density Mounting Type Photocoupler(232.40 k) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。