參數(shù)資料
型號: OR4E6
廠商: Lineage Power
英文描述: Field-Programmable Gate Arrays(現(xiàn)場可編程門陣列)
中文描述: 現(xiàn)場可編程門陣列(現(xiàn)場可編程門陣列)
文件頁數(shù): 126/132頁
文件大?。?/td> 2667K
代理商: OR4E6
126
Lucent Technologies Inc.
Preliminary Data Sheet
August 2000
ORCA Series 4 FPGAs
Ball
Bank
Pad
Function
Pair*
Differential
D32
E30
L34
M32
R32
U34
W34
Y32
AC32
AD34
AK30
AL32
AM31
AM33
AM34
AN32
AP32
AM12
AM15
AM20
AM23
AP11
AP17
AP19
AP24
AK5
AL3
AM1
AM2
AM4
AN3
AP3
TR
TR
CR
CR
CR
CR
CR
CR
CR
CR
BR
BR
BR
BR
BR
BR
BR
BC
BC
BC
BC
BC
BC
BC
BC
BL
BL
BL
BL
BL
BL
BL
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
Pin Information
(continued)
Table 46. OR4E6 680-Pin PBGAM Pinout
(continued)
* Differential pairs and physical locations are numbered within each bank (e.g., L19C_A0 is ninteenth pair in an associated bank). The C indi-
cates complementary differential whereas a T indicates true differential. The _A0 indicates the physical location is adjacent balls in either hor-
zontal/vertical direction. Other physical indicators are as follows:
_A1 indicates one ball between pairs.
_A2 indicates two balls between pairs.
_D0 indicates balls are diagonally adjacent.
_D1 indicates diagonally adjacent separated by one physical ball.
相關(guān)PDF資料
PDF描述
ORT4622 Field-Programmable System Chip (FPSC) Four Channel x 622 Mbits/s Backplane Transceiver(現(xiàn)場可編程系統(tǒng)芯片(四通道x 622 M位/秒背板收發(fā)器))
ORT8850 Field-Programmable System Chip(現(xiàn)場可編程系統(tǒng)芯片)
OS8740230 Si Optical Receiver, 40 - 870MHz, 225mA max. @ 24VDC
OSC-1A0 Ultra Miniature TCXO
OSC-1A1 Ultra Miniature TCXO
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OR4E6-1BA352 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
OR4E6-1BC432 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
OR4E6-1BM680 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
OR4E6-2BA352 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
OR4E6-2BC432 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA