參數(shù)資料
型號(hào): NANDBAR4N1BZBC5F
廠商: NUMONYX
元件分類: 存儲(chǔ)器
英文描述: SPECIALTY MEMORY CIRCUIT, PBGA137
封裝: 10.50 X 13 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, ROHS COMPLIANT, TFBGA-137
文件頁(yè)數(shù): 18/52頁(yè)
文件大?。?/td> 1126K
代理商: NANDBAR4N1BZBC5F
NANDxxxxNx
Signal descriptions
25/52
2
Signal descriptions
See Figure 1, Figure 2, Figure 3, Figure 4, and Table 3 for a brief overview of the signals
connected to this device. The following sections further describe the signals.
For additional details on the signals, refer to the NAND flash memory and the LPSDRAM
datasheets.
2.1
Flash memory inputs/outputs (I/O0-I/O7)
Input/outputs 0 to 7 are used by the NAND flash memory to input the selected address,
output the data during a read operation, or input a command or data during a write
operation. The inputs are latched on the rising edge of Write Enable. I/O0-I/O7 are left
floating when the NAND flash memory is deselected or the outputs are disabled.
2.2
Flash memory inputs/outputs (I/O8-I/O15)
Input/outputs 8 to 15 are only available in x16 NAND flash devices. They are used to output
the data during a read operation or input data during a write operation. Command and
address inputs only require I/O0 to I/O7.
The inputs are latched on the rising edge of Write Enable. I/O8-I/O15 are left floating when
the device is deselected or the outputs are disabled.
2.3
Flash memory Address Latch Enable (AL)
The Address Latch Enable activates the latching of the address inputs in the command
interface of the NAND flash memory. When AL is High, the inputs are latched on the rising
edge of Write Enable.
2.4
Flash memory Command Latch Enable (CL)
The Command Latch Enable activates the latching of the command inputs in the command
Interface of the NAND flash memory. When CL is high, the inputs are latched on the rising
edge of Write Enable.
2.5
Flash memory Chip Enable (EF)
The NAND flash memory Chip Enable input activates the memory control logic, input
buffers, decoders, and sense amplifiers. When Chip Enable is Low, VIL, the NAND flash
memory device is selected. If Chip Enable goes High, vIH, while the NAND flash memory is
busy, the device remains selected and does not go into standby mode.
相關(guān)PDF資料
PDF描述
NANDB9R4N2CZBA5E SPECIALTY MEMORY CIRCUIT, PBGA149
NB06QSA035 6 A, 35 V, SILICON, RECTIFIER DIODE
NB100LVEP224FAR2G 100LVE SERIES, LOW SKEW CLOCK DRIVER, 24 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP64
NB14R1521 1 ELEMENT, 1521 uH, POWDERED IRON-CORE, GENERAL PURPOSE INDUCTOR
F14K69.5 1 ELEMENT, 69.5 uH, POWDERED IRON-CORE, GENERAL PURPOSE INDUCTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NANDBAR4N2AZBA5E 制造商:Micron Technology Inc 功能描述:WIRELESS - Trays
NANDBAR4N4AZBB5E 制造商:Micron Technology Inc 功能描述:WIRELESS - Trays
NANDBAR4N5BZBC5E 制造商:Micron Technology Inc 功能描述:WIRELESS - Trays
NANDBBR4E5AP4R5E 制造商:Micron Technology Inc 功能描述:64MX16/128MX16 MCP PLASTIC PBF VFBGA 1.8V COMBO - Trays
NANDBBR4E5AP4R5F 制造商:Micron Technology Inc 功能描述:128MX16/32MX32/32MX32 MCP PLASTIC PBF VFBGA 1.8V COMBO - Tape and Reel