- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄189004 > NB100LVEP224FAR2G (ON SEMICONDUCTOR) 100LVE SERIES, LOW SKEW CLOCK DRIVER, 24 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP64 PDF資料下載
參數(shù)資料
| 型號(hào)： | NB100LVEP224FAR2G |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 100LVE SERIES, LOW SKEW CLOCK DRIVER, 24 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP64 |
| 封裝： | LQFP-64 |
| 文件頁(yè)數(shù)： | 1/10頁(yè) |
| 文件大?。?/td> | 124K |
| 代理商： | NB100LVEP224FAR2G |
Semiconductor Components Industries, LLC, 2008
March, 2008 - Rev. 8
1
Publication Order Number:
NB100LVEP224/D
NB100LVEP224
2.5V/3.3V 1:24 Differential
ECL/PECL Clock Driver with
Clock Select and Output
Enable
Description
The NB100LVEP224 is a low skew 1-to-24 differential clock
driver, designed with clock distribution in mind, accepting two clock
sources into an input multiplexer. The part is designed for use in low
voltage applications which require a large number of outputs to drive
precisely aligned low skew signals to their destination. The two clock
inputs are differential ECL/PECL and they are selected by the
CLK_SEL pin. To avoid generation of a runt clock pulse when the
device is enabled/disabled, the Output Enable (OE) is synchronous
ensuring the outputs will only be enabled/disabled when they are
already in LOW state (See Figure 4).
The NB100LVEP224 guarantees low output-to-output skew. The
optimal design, layout, and processing minimize skew within a device
and from lot to lot. In any differential output, the same bias and
termination scheme is required. Unused output pairs should be left
unterminated (open) to “reduce power and switching noise as much as
possible.” Any unused single line of a differential pair should be
terminated the same as the used line to maintain balanced loads on the
differential driver outputs. The wide VIHCMR specification allows
both pair of CLOCK inputs to accept LVDS levels.
The NB100LVEP224, as with most other ECL devices, can be
operated from a positive VCC supply in LVPECL mode. This allows
the LVEP224 to be used for high performance clock distribution in
+3.3 V or +2.5 V systems. Single-ended CLK input operation is
limited to a VCC ≥ 3.0 V in LVPECL mode, or VEE ≤ -3.0 V in NECL
mode. In a PECL environment, series or Thevenin line terminations
are typically used as they require no additional power supplies. For
more information on PECL terminations, designers should refer to
Application Note AND8020/D.
Features
20 ps Typical Output-to-Output Skew
75 ps Typical Device-to-Device Skew
Maximum Frequency > 1 GHz
650 ps Typical Propagation Delay
LVPECL Mode Operating Range:
VCC = 2.375 V to 3.8 V with VEE = 0 V
NECL Mode Operating Range:
VCC = 0 V with VEE = -2.375 V to -3.8 V
Internal Input Pulldown Resistors
Q Output will Default Low with Inputs Open or at VEE
Thermally Enhanced 64-Lead LQFP
CLOCK Inputs are LVDS-Compatible; Requires
External 100
W LVDS Termination Resistor
Pb-Free Packages are Available*
*For additional information on our Pb-Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
LQFP-64
FA SUFFIX
CASE 848G
MARKING
DIAGRAM*
*For additional marking information, refer to
Application Note AND8002/D.
http://onsemi.com
See detailed ordering and shipping information in the package
dimensions section on page 8 of this data sheet.
ORDERING INFORMATION
A
= Assembly Location
WL
= Wafer Lot
YY
= Year
WW
= Work Week
G
= Pb-Free Package
NB100
LVEP224
AWLYYWWG
64
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NB14R1521 | 1 ELEMENT, 1521 uH, POWDERED IRON-CORE, GENERAL PURPOSE INDUCTOR |
| F14K69.5 | 1 ELEMENT, 69.5 uH, POWDERED IRON-CORE, GENERAL PURPOSE INDUCTOR |
| F14M520 | 1 ELEMENT, 520 uH, POWDERED IRON-CORE, GENERAL PURPOSE INDUCTOR |
| F14X1049 | 1 ELEMENT, 1049 uH, POWDERED IRON-CORE, GENERAL PURPOSE INDUCTOR |
| NB14S1647 | 1 ELEMENT, 1647 uH, POWDERED IRON-CORE, GENERAL PURPOSE INDUCTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NB100LVEP224FARG | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 BBG DIF ECL PECL CLD DRV RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| NB100LVEP56 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:2.5V / 3.3V / 5VECL Dual Differential 2:1 Multiplexer |
| NB100LVEP56/D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2.5 V / 3.3 V 5 V ECL Dual Differential 2:1 Multiplexer |
| NB100LVEP56_06 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:2.5V / 3.3V ECL DUAL Differential 2:1 Multiplexer |
| NB100LVEP56DT | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 2.5V/3.3V/5V ECL RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。