- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383645 > MT9076 (Mitel Networks Corporation) T1/E1/J1 3.3V Single Chip Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | MT9076 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | T1/E1/J1 3.3V Single Chip Transceiver |
| 中文描述： | T1/E1/J1收發(fā)3.3V的單芯片收發(fā)器 |
| 文件頁(yè)數(shù)： | 6/160頁(yè) |
| 文件大?。?/td> | 416K |
| 代理商： | MT9076 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)
MT9076
Preliminary Information
6
Device Overview
The MT9076 is a T1/E1/J1 single chip transceiver that incorporates an advanced framer, a long-haul LIU (Line
Interface Unit), a low jitter PLL (Phase Locked Loop) and 3 HDLCs (High-level Data Link Controller). The T1,
E1 and J1 operating modes are selectable under software control.
Standards Compliance
In T1 mode, the MT9076 meets or supports the latest recommendations including Telcordia GR-303-CORE,
AT&T PUB43801, TR-62411, ANSI T1.102, T1.403 and T1.408. In T1 ESF mode the CRC-6 calculation and
yellow alarm can be configured to meet the requirements of a J1 interface.
In E1 mode, the MT9076 meets or supports the latest ITU-T Recommendations for PCM 30 and ISDN primary
rate including G.703, G.704, G.706, G.732, G.775, G.796, G.823, G.964 (V5.1), G.965 (V5,2) and I.431. It also
meets or supports ETSI ETS 300 011, ETS 300 166, ETS 300 233, ETS 300 324 (V5.1) and ETS 300 347
(V5.2).
Microprocessor Port
The MT9076 registers are accessible via an 8-bit parallel Motorola or Intel non-multiplexed microprocessor
interface.
61
43
LOS
Loss of Signal or Synchronization (5V tolerant Output).
When high, and LOS/LOF
(page 01H address 19H bit 0) is zero, this signal indicates that the receive portion of the
MT9076 is either not detecting an incoming signal (bit LLOS on page 03H address 16H
is one) or is detecting a loss of basic frame alignment condition (bit TSYNC (T1), SYNC
(E1) on page 03H address 10H is one). If LOS/LOF=1, a high on this pin indicates a
loss of signal condition.
62
44
IC2
Internal Connection (3V Input).
Tie to V
SS
(Ground) for normal operation.
Internal Connection (3V Input).
Tie to V
SS
(Ground) for normal operation.
TxDLCLK
Transmit Data Link Clock (5V tolerant Output).
A gapped clock signal derived from a
gated 2.048 Mbit/s clock for transmit data link at 4, 8, 12, 16 or 20 kHz. The transmit
data link data (TxDL) is clocked in on the rising edge of TxDLCLK. TxDLCLK can also
be used to clock DL data out of an external serial controller.
63
45
IC3
64
46
65
47
TxDL
Transmit Data Link (5V tolerant Input)
. An input serial stream of transmit data link
data at 4, 8, 12, 16 or 20 kbit/s.
66
48
S/FR/
Exclki
Synchronization/ Freerun / Extracted Clock (5V tolerant Input).
If low, and the
internal LIU is enabled, the MT9076 is in free run mode. Pins 45 C4b and 46 F0b are
outputs generating sytem clocks. Slips will occur in the receive slip buffer as a result of
any deviation between the MT9076's internal PLL (which is free - running) and the
frequency of the incoming line data. If high, and the internal LIU is enabled, the MT9076
is in Bus or Line Synchronization mode depending on the BS/LS pin. If the internal LIU
is disabled, in digital framer mode, this pin (Exclki) takes an input clock 1.544Mhz (T1) /
2.048Mhz (E1) that clocks in the received digital data on pins RXA and RXB with its
rising edge.
67
49
VDD3
Positive Power Supply.
Digital supply (+3.3V
±
5%)
.
68
50
VSS3
Negative Power Supply.
Digital ground.
Pin Description (continued)
Pin #
Name
Description
PLCC LQFP
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9076AB | T1/E1/J1 3.3V Single Chip Transceiver |
| MT9076 | T1/E1/J1 3.3V Single Chip Transceiver(T1/E1/J1 3.3V 單片收發(fā)器) |
| MT9079 | Advanced Controller for E1(先進(jìn)的E1幀調(diào)節(jié)器和控制器) |
| MT9080B | SMX - Switch Matrix Module(用于消費(fèi)類轉(zhuǎn)換應(yīng)用的開(kāi)關(guān)矩陣模塊) |
| MT90810 | Flexible MVIP(Multi-Vendor Integration Protocol) Interface Circuit(彈性MVIP接口電路) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9076AB | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/E1/J1 3.3V Single Chip Transceiver |
| MT9076AP | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/E1/J1 3.3V Single Chip Transceiver |
| MT9076B | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 3.3 V Single Chip Transceiver |
| MT9076BB | 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays |
| MT9076BB1 | 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。