參數(shù)資料
型號(hào): MT9076
廠商: Mitel Networks Corporation
英文描述: T1/E1/J1 3.3V Single Chip Transceiver
中文描述: T1/E1/J1收發(fā)3.3V的單芯片收發(fā)器
文件頁(yè)數(shù): 17/160頁(yè)
文件大?。?/td> 416K
代理商: MT9076
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)
MT9076
xvii
1.0
MT9076 Line Interface Unit (LIU)..................................................................................17
1.1
1.2
1.3
1.4
Receiver.................................................................................................................................................17
Transmitter.............................................................................................................................................18
20 Mhz Clock..........................................................................................................................................21
Phase Lock Loop (PLL)..........................................................................................................................22
2.0
Clock Jitter Attenuation Modes....................................................................................23
2.1
2.2
Jitter Attenuator FIFO.............................................................................................................................24
IMA Mode...............................................................................................................................................24
2.2.1
T1 Mode ......................................................................................................................................... 24
2.2.2
E1 Mode......................................................................................................................................... 24
3.0
The Digital Interface ......................................................................................................24
3.1
3.2
T1 Digital Interface.................................................................................................................................24
Frame and Superframe Structure in T1 mode........................................................................................25
3.2.1
Multiframing.................................................................................................................................... 25
3.3
E1 Digital Interface.................................................................................................................................27
3.3.1
Basic Frame Alignment .................................................................................................................. 28
3.3.2
CRC-4 Multiframing in E1 mode..................................................................................................... 29
3.3.3
CAS Signaling Multiframing in E1 mode......................................................................................... 30
4.0
MT9076 Access and Control.........................................................................................30
4.1
4.2
4.3
4.4
The Control Port Interface......................................................................................................................30
Control and Status Register Access.......................................................................................................31
Identification Code..................................................................................................................................31
ST-BUS Streams....................................................................................................................................31
5.0
Reset Operation (Initialization).....................................................................................32
6.0
Transmit Data All Ones (TxAO) Operation ..................................................................33
7.0
Data Link Operation ......................................................................................................33
7.1
7.2
Data Link Operation in E1 mode............................................................................................................33
Data Link Operation in T1 mode ............................................................................................................33
7.2.1
External Data Link.......................................................................................................................... 35
7.2.2
Bit - Oriented Messaging................................................................................................................ 35
8.0
Floating HDLC Channels ..............................................................................................35
8.1
8.2
Channel Assignment..............................................................................................................................35
HDLC Description...................................................................................................................................36
8.2.1
HDLC Frame structure ................................................................................................................... 36
8.2.2
Data Transparency (Zero Insertion/Deletion)................................................................................. 36
8.2.3
Invalid Frames................................................................................................................................ 36
8.2.4
Frame Abort.................................................................................................................................... 37
相關(guān)PDF資料
PDF描述
MT9076AB T1/E1/J1 3.3V Single Chip Transceiver
MT9076 T1/E1/J1 3.3V Single Chip Transceiver(T1/E1/J1 3.3V 單片收發(fā)器)
MT9079 Advanced Controller for E1(先進(jìn)的E1幀調(diào)節(jié)器和控制器)
MT9080B SMX - Switch Matrix Module(用于消費(fèi)類轉(zhuǎn)換應(yīng)用的開關(guān)矩陣模塊)
MT90810 Flexible MVIP(Multi-Vendor Integration Protocol) Interface Circuit(彈性MVIP接口電路)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9076AB 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/E1/J1 3.3V Single Chip Transceiver
MT9076AP 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/E1/J1 3.3V Single Chip Transceiver
MT9076B 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 3.3 V Single Chip Transceiver
MT9076BB 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays
MT9076BB1 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays