- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383645 > MT9076 (Mitel Networks Corporation) T1/E1/J1 3.3V Single Chip Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | MT9076 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | T1/E1/J1 3.3V Single Chip Transceiver |
| 中文描述： | T1/E1/J1收發(fā)3.3V的單芯片收發(fā)器 |
| 文件頁(yè)數(shù)： | 28/160頁(yè) |
| 文件大小： | 416K |
| 代理商： | MT9076 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)當(dāng)前第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)
MT9076
Preliminary Information
24
In Line Synchronous mode, the clock extracted from the receive data is dejittered using the internal PLL
and then output on pin C4b. Pin Exclk provides the extracted receive clock before it has been dejittered.
The transmit data is synchronous to the clean receive clock.
In Free-Run mode the transmit data is synchronized to the internally generated clock. The internal clock
is output on pin C4b. The clock signal extracted from the receive data is not dejittered and is output
directly on Exclk.
2.1
Jitter Attenuator FIFO
In System Bus Synchronous operation, a data buffer is required between the jittered input clock and the clean
transmit clock. In normal T1 mode, the transmit slip buffer performs this function. In T1 IMA mode, the transmit
slip buffer is unused, instead a jitter attenuator FIFO is employed. In an E1 mode System Bus Synchronous
configuration, the jitter attenuator FIFO is always used. In this case the C4b signal clocks the data into the
FIFO, the PLL de-jitters the C4b clock and the resulting clean C4b signal clocks the data out of the FIFO.
The JA meets the jitter transfer characteristics as proposed by ETSI ETS 300 011, G.735 and the relevant
recommendations as shown in Figure 12. The JA FIFO depth can be selected to be from 16 to 128 words deep,
in multiples of 16 (2-bit) words. Its read pointer can be centered by changing the JFC bit (address 13H of page
02H) to provide maximum jitter tolerance. If the read pointer should come within 4 bits of either end of the
FIFO, the read clock frequency will be increased or decreased by 0.0625 UI to correct the situation. The
maximum time needed to centre is T
max
= 3904
Depth ns, where Depth is the selected JA FIFO depth. During
this time the JA will not attenuate jitter.
2.2
IMA Mode
2.2.1
In T1 IMA Mode, neither the transmit nor the receive slip buffers are activated. Channel Associated signaling
(CAS) and HDLC operation is not supported. The input pin C4b accepts a 1.544 MHz clock and it clocks
incoming data from DSTi into a jitter attenuator FIFO. This clock is dejittered with the internal PLL. The
dejittered clock clocks data out of the FIFO for transmission onto the line. Receive clock (1.544 MHz) and data
is extracted from the line and routed to pins Exclk and DSTo respectively. The receive clock Exclk is not
dejittered before being driven off chip. For operation in IMA mode, the MT9076 should be programmed in
System Bus Synchronous mode (BS/LS and S/FR/Exclki set high).
T1 Mode
2.2.2
In E1 IMA Mode neither the transmit nor the receive slip buffers are activated. The input pin C4b accepts a
2.048 MHz clock and it clocks incoming data from DSTi into a jitter attenuator FIFO. This clock is dejittered with
the internal PLL. The dejittered clock clocks data out of the FIFO for transmission onto the line. Receive clock
(2.048 MHz) and data is extracted from the line and routed to pins Exclk and DSTo respectively. The receive
clock Exclk is not dejittered before being driven off chip. For operation in IMA mode, the MT9076 should be
programmed in System Bus Synchronous mode (BS/LS and S/FR/Exclki set high).
E1 Mode
3.0
The Digital Interface
3.1
T1 Digital Interface
In T1 mode, DS1 frames are 193 bits long and are transmitted at a frame repetition rate of 8000 Hz, which
results in an aggregate bit rate of 193 bits x 8000/sec= 1.544 Mbits/sec. The actual bit rate is 1.544 Mbits/sec
+/-50 ppm optionally encoded in B8ZS format. The Zero Suppression control register (page 1, address 15H,)
selects either B8ZS encoding, forced one stuffing or alternate mark inversion (AMI) encoding. Basic frames are
divided into 24 time slots numbered 1 to 24. Each time slot is 8 bits in length and is transmitted most significant
bit first (numbered bit 1). This results in a single time slot data rate of 8 bits x 8000/sec. = 64 kbits/sec.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9076AB | T1/E1/J1 3.3V Single Chip Transceiver |
| MT9076 | T1/E1/J1 3.3V Single Chip Transceiver(T1/E1/J1 3.3V 單片收發(fā)器) |
| MT9079 | Advanced Controller for E1(先進(jìn)的E1幀調(diào)節(jié)器和控制器) |
| MT9080B | SMX - Switch Matrix Module(用于消費(fèi)類轉(zhuǎn)換應(yīng)用的開關(guān)矩陣模塊) |
| MT90810 | Flexible MVIP(Multi-Vendor Integration Protocol) Interface Circuit(彈性MVIP接口電路) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9076AB | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/E1/J1 3.3V Single Chip Transceiver |
| MT9076AP | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/E1/J1 3.3V Single Chip Transceiver |
| MT9076B | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 3.3 V Single Chip Transceiver |
| MT9076BB | 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays |
| MT9076BB1 | 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。