參數(shù)資料
型號(hào)： MSC8103M1200F
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 數(shù)字信號(hào)處理
英文描述： 64-BIT, 75 MHz, OTHER DSP, PBGA332
封裝： 17 X 17 MM, FLIP-CHIP, PLASTIC, BGA-332
文件頁(yè)數(shù)： 52/104頁(yè)
文件大?。?/td> 1810K
代理商： MSC8103M1200F
AC Timings
MSC8103 Network Digital Signal Processor, Rev. 11
Freescale Semiconductor
2-11
2.6.4.3 Host Reset Configuration
Host reset configuration allows the host to program the reset configuration word via the Host port after PORESET is
deasserted, as described in the MSC8103 Reference Manual. The MSC8103 samples the signals described in Table
2-13 one the rising edge of PORESET when the signal is deasserted.
If HPE is sampled high, the host port is enabled. In this mode the RSTCONF pin must be pulled up. The device
extends the internal PORESET until the host programs the reset configuration word register. The host must write
four 8-bit half-words to the Host Reset Configuration Register address to program the reset configuration word,
which is 32 bits wide. For more information, see the MSC8103 Reference Manual. The reset configuration word is
programmed before the internal PLL and DLL in the MSC8103 are locked. The host must program it after the
rising edge of the PORESET input. In this mode, the host must have its own clock that does not depend on the
MSC8103 clock. After the PLL and DLL are locked, HRESET remains asserted for another 512 bus clocks and is
then released. The SRESET is released three bus clocks later (see Figure 2-7).
4
Delay from SPLL lock to DLL lock
DLL enabled
— BCLK = 18 MHz
— BCLK = 75 MHz
DLL disabled
3073
/ BLCK
—
170.72
40.97
0.0
s
ns
5
Delay from SPLL lock to HRESET deassertion
DLL enabled
— BCLK = 18 MHz
— BCLK = 75 MHz
DLL disabled
— BCLK = 18 MHz
— BCLK = 75 MHz
3585
/ BLCK
512
/ BLCK
199.17
47.5
28.4
6.83
s
6
Delay from SPLL lock to SRESET deassertion
DLL enabled
— BCLK = 18 MHz
— BCLK = 75 MHz
DLL disabled
— BCLK = 18 MHz
— BCLK = 75 MHz
3588
/ BLCK
515
/ BLCK
199.33
47.84
28.61
6.87
s
Note:
Value given for lowest possible CLKIN frequency 18 MHz to ensure proper initialization of reset sequence.
Table 2-14.
Reset Timing (Continued)
No.
Characteristics
Expression
Min
Max
Unit
相關(guān)PDF資料
PDF描述
MSC8144EC 0-BIT, 133 MHz, OTHER DSP, PBGA783
MSC8144E 0-BIT, 150 MHz, OTHER DSP, PBGA783
MSC8152TVT1000B RISC PROCESSOR, PBGA783
MSC8154ETVT1000B 0-BIT, OTHER DSP, PBGA783
MSC8252TVT1000B 0-BIT, OTHER DSP, PBGA783
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC8103RM/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Network Digital Signal Processor
MSC8103VT1100F 功能描述:IC DSP 16BIT 275MHZ 332-FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
MSC8103VT1200F 功能描述:IC DSP 16BIT 300MHZ 332-FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
MSC81058 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
MSC81090 制造商:ASI 制造商全稱:ASI 功能描述:NPN SILICON RF POWER TRANSISTOR
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*