參數(shù)資料
型號: MSC8103M1200F
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 數(shù)字信號處理
英文描述: 64-BIT, 75 MHz, OTHER DSP, PBGA332
封裝: 17 X 17 MM, FLIP-CHIP, PLASTIC, BGA-332
文件頁數(shù): 47/104頁
文件大?。?/td> 1810K
代理商: MSC8103M1200F
AC Timings
MSC8103 Network Digital Signal Processor, Rev. 11
Freescale Semiconductor
2-7
The following sections include illustrations and tables of clock diagrams, signals, and parallel I/O outputs and
inputs. AC timings are based on a 50 pF load, except where noted otherwise, and 50
transmission line.
2.6.1
Output Buffer Impedances
2.6.2
Start-Up Timing
Starting the device requires coordination among several input sequences including clocking, reset, and power.
Section 2.6.3 describes the clocking characteristics. Section 2.6.4 describes the reset and power-up characteristics.
You must use the following guidelines when starting up an MSC8103 device:
PORESET
and TRST must be asserted externally for the duration of the power-up sequence. See Table 2-14
for timing.
If possible, bring up the VDD and VDDH levels together. For designs with separate power supplies, bring up
the VDDH levels and then the VDD levels (see Figure 2-5 and Figure 2-6).
CLKIN
can start toggling after VDDH reaches its nominal level, but it must toggle before VDD reaches 0.5 V to
guarantee correct device operation (see Figure 2-4 and Figure 2-6).
The following figures show acceptable start-up sequence examples. Figure 2-4 shows a sequence in which VDD and
VDDH are raised together. Figure 2-5 shows a sequence in which CLKIN starts toggling after VDDH reaches its
nominal level and before VDD is applied. Figure 2-6 shows a sequence in which VDD is raised after VDDH and CLKIN
begins to toggle shortly before VDD reaches the 0.5 V level.
Table 2-9.
Output Buffer Impedances
Output Buffers
Typical Impedance (
)
System Bus
35
Memory Controller
35
Parallel I/O
55
Note:
These are typical values at 65°C. The impedance may vary by ±25% depending on device process and operating temperature.
Figure 2-4.
Start-Up Sequence with VDD and VDDH Raised Together
Vo
lt
a
g
e
Time
o.5 V
3.3 V
1.6 V
VDDH Nominal Level
PORESET/TRST Asserted
VDD Nominal Level
CLKIN Starts Toggling
VDD/VDDH Applied
PORESET/TRST Deasserted
1
2.2 V
VDDH = Nominal Value
VDD = Nominal Value
相關PDF資料
PDF描述
MSC8144EC 0-BIT, 133 MHz, OTHER DSP, PBGA783
MSC8144E 0-BIT, 150 MHz, OTHER DSP, PBGA783
MSC8152TVT1000B RISC PROCESSOR, PBGA783
MSC8154ETVT1000B 0-BIT, OTHER DSP, PBGA783
MSC8252TVT1000B 0-BIT, OTHER DSP, PBGA783
相關代理商/技術參數(shù)
參數(shù)描述
MSC8103RM/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Network Digital Signal Processor
MSC8103VT1100F 功能描述:IC DSP 16BIT 275MHZ 332-FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:StarCore 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
MSC8103VT1200F 功能描述:IC DSP 16BIT 300MHZ 332-FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:StarCore 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
MSC81058 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
MSC81090 制造商:ASI 制造商全稱:ASI 功能描述:NPN SILICON RF POWER TRANSISTOR