參數(shù)資料
型號(hào)： MPE603ERX100LX
廠商： MOTOROLA INC
元件分類： 微控制器/微處理器
英文描述： 32-BIT, 100 MHz, RISC PROCESSOR, CBGA255
封裝： CERAMIC, BGA-255
文件頁(yè)數(shù)： 30/32頁(yè)
文件大?。?/td> 135K
代理商： MPE603ERX100LX
EC603e Microprocessor Hardware Specifications (PID6)
7
1.4.2 AC Electrical Characteristics
This section provides the AC electrical characteristics for the PID6. After fabrication, parts are sorted by
maximum processor core frequency as shown in Section 1.4.2.1, “Clock AC Specications,” and tested for
conformance to the AC specications for that frequency. These specications are for 100 and 133.33 MHz
processor core frequencies. The processor core frequency is determined by the bus (SYSCLK) frequency
and the settings of the PLL_CFG[0–3] signals. Parts are sold by maximum processor core frequency; see
Section 1.10, “Ordering Information.”
1.4.2.1 Clock AC Specications
Table 6 provides the clock AC timing specications as dened in Figure 1.
Table 6. Clock AC Timing Specifications
At recommended operating conditions. See Table 2
Num
Characteristic
100 MHz
133.33 MHz
Unit
Notes
Min
Max
Min
Max
Processor frequency
50
100
50
133.33
MHz
1
VCO frequency
100
266.66
100
266.66
MHz
1
SYSCLK (bus) frequency
16.67
66.67
16.67
66.67
MHz
1
SYSCLK cycle time
15.0
60.0
15.0
60.0
ns
2,3
SYSCLK rise and fall time
—
2.0
—
2.0
ns
2
4
SYSCLK duty cycle measured at 1.4 V
40.0
60.0
40.0
60.0
%
3
SYSCLK jitter
—
±150
—
±150
ps
4
Internal PLL relock time
—
100
—
100
s
3, 5
Notes:
1. Caution: The SYSCLK frequency and PLL_CFG[0–3] settings must be chosen such that the resulting
SYSCLK (bus) frequency, CPU (core) frequency, and PLL (VCO) frequency do not exceed their
respective maximum or minimum operating frequencies. Refer to the PLL_CFG[0–3] signal description in
Section 1.8, “System Design Information,” for valid PLL_CFG[0–3] settings.
2. Rise and fall times for the SYSCLK input are measured from 0.4 V to 2.4 V.
3. Timing is guaranteed by design and characterization, and is not tested.
4. Cycle-to-cycle jitter, and is guaranteed by design.
5. Relock timing is guaranteed by design and characterization, and is not tested. PLL-relock time is the
maximum amount of time required for PLL lock after a stable Vdd and SYSCLK are reached during the
power-on reset sequence. This specication also applies when the PLL has been disabled and
subsequently re-enabled during sleep mode. Also note that HRESET must be held asserted for a
minimum of 255 bus clocks after the PLL-relock time during the power-on reset sequence.
相關(guān)PDF資料
PDF描述
MPE603PFE200LX 32-BIT, 200 MHz, RISC PROCESSOR, CQFP240
MPE603PRX200LX 32-BIT, 200 MHz, RISC PROCESSOR, CBGA255
MPE603PFE166LX 32-BIT, 167 MHz, RISC PROCESSOR, CQFP240
MPE603RRX300LX 32-BIT, 300 MHz, RISC PROCESSOR, CBGA255
MPM21CUA650B 32-BIT, 650 MHz, MICROPROCESSOR, XMA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPE603ERX133LN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PowerPC 603e RISC Microprocessor Family: PID6-603e (Stretch) Part Number Specifications
MPE603RRX200LC 制造商:Freescale Semiconductor 功能描述:
MPE603RRX266LC 制造商:Motorola Inc 功能描述:
MPE-60S 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Single Output, 60W Compact, Enclosed AC/DC Power Supplies
MPE-60S-05 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Single Output, 60W Compact, Enclosed AC/DC Power Supplies
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*