- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45375 > MPE603ERX100LX (MOTOROLA INC) 32-BIT, 100 MHz, RISC PROCESSOR, CBGA255 PDF資料下載
參數(shù)資料
| 型號： | MPE603ERX100LX |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 100 MHz, RISC PROCESSOR, CBGA255 |
| 封裝： | CERAMIC, BGA-255 |
| 文件頁數(shù)： | 17/32頁 |
| 文件大?。?/td> | 135K |
| 代理商： | MPE603ERX100LX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
24
EC603e Microprocessor Hardware Specifications (PID6)
1.8 System Design Information
This section provides electrical and thermal design recommendations for successful application of the PID6.
1.8.1 PLL Conguration
The PID6 PLL, shown in Table 12 for nominal frequencies, is congured by the PLL_CFG[0–3] signals.
For a given SYSCLK (bus) frequency, the PLL conguration signals set the internal CPU and VCO
frequency of operation.
Table 12. PLL Configuration
PLL_CFG
[0–3]
CPU Frequency in MHz (VCO Frequency in MHz)
Bus-to-
Core
Multiplier
Core-to-
VCO
Multiplier
Bus
16.67
MHz
Bus
20
MHz
Bus
25
MHz
Bus
33.33
MHz
Bus
40
MHz
Bus
50
MHz
Bus
60
MHz
Bus
66.67
MHz
0000
1x
2x
—
————
50
(100)
60
(120)
66.67
(133)
0001
1x
4x
—
————
50
(200)
60
(240)
66.67
(266)
1100
1.5x
2x
—
50
(100)
60
(120)
75
(150)
90
(180)
100
(200)
0100
2x
—
66.67
(133)
80
(160)
100
(200)
120
(240)
133.33
(266)
0101
2x
4x
—
50
(200)
66.67
(266)
————
0110
2.5x
2x
—
50
(100)
62.5
(125)
83.33
(166)
100
(200)
125
(250)
——
1000
3x
2x
50
(100)
60
(120)
75
(150)
100
(200)
120
(240)
———
1110
3.5x
2x
58.4
(117)
70
(140)
87.5
(175)
116.67
(233)
————
1010
4x
2x
66.67
(133)
80
(160)
100
(200)
133.33
(266)
————
0011
PLL bypass
1111
Clock off
Notes:
1. PLL_CFG[0–3] settings not listed are reserved.
2. The sample bus-to-core frequencies shown are for reference only. Some PLL congurations may select
bus, core, or VCO frequencies which are not useful, not supported, or not tested for by the PID6; see
Section 1.4.2.1, “Clock AC Specications,” for valid SYSCLK and VCO frequencies.
3. In PLL-bypass mode, the SYSCLK input signal clocks the internal processor directly, the PLL is disabled,
and the bus mode is set for 1:1 mode operation. This mode is intended for factory use only.
Note: The AC timing specications given in this document do not apply in PLL-bypass mode.
4. In clock-off mode, no clocking occurs inside the PID6 regardless of the SYSCLK input.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPE603PFE200LX | 32-BIT, 200 MHz, RISC PROCESSOR, CQFP240 |
| MPE603PRX200LX | 32-BIT, 200 MHz, RISC PROCESSOR, CBGA255 |
| MPE603PFE166LX | 32-BIT, 167 MHz, RISC PROCESSOR, CQFP240 |
| MPE603RRX300LX | 32-BIT, 300 MHz, RISC PROCESSOR, CBGA255 |
| MPM21CUA650B | 32-BIT, 650 MHz, MICROPROCESSOR, XMA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPE603ERX133LN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PowerPC 603e RISC Microprocessor Family: PID6-603e (Stretch) Part Number Specifications |
| MPE603RRX200LC | 制造商:Freescale Semiconductor 功能描述: |
| MPE603RRX266LC | 制造商:Motorola Inc 功能描述: |
| MPE-60S | 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Single Output, 60W Compact, Enclosed AC/DC Power Supplies |
| MPE-60S-05 | 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Single Output, 60W Compact, Enclosed AC/DC Power Supplies |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。