- 您現在的位置：買賣IC網 > PDF目錄371134 > MPC8240EC (Motorola, Inc.) Integrated Processor Hardware Specifications PDF資料下載
參數資料
| 型號： | MPC8240EC |
| 廠商： | Motorola, Inc. |
| 英文描述： | Integrated Processor Hardware Specifications |
| 中文描述： | 綜合處理器硬件規(guī)格 |
| 文件頁數： | 22/52頁 |
| 文件大?。?/td> | 1027K |
| 代理商： | MPC8240EC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
22
MPC8240 Integrated Processor Hardware Specifications
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
Electrical and Thermal Characteristics
Figure 13 through Figure 16 show I
2
C timings.
Figure 13. I
2
C Timing Diagram I
Figure 14. I
2
C Timing Diagram II
9
Stop condition setup time
4.0
—
CLKs
1, 2
Notes:
1. Units for these specifications are in SDRAM_CLK units.
2. The actual values depend on the setting of the digital filter frequency sampling rate (DFFSR) bits in the frequency
divider register I2CFDR. Therefore, the noted timings in this table are all relative to qualified signals. The qualified
SCL and SDA are delayed signals from what is seen in real time on the I
2
C bus. The qualified SCL and SDA signals
are delayed by the SDRAM_CLK clock times DFFSR times two plus one SDRAM_CLK clock. The resulting delay
value is added to the value in the table (where this note is referenced). See Figure 14.
3. Since SCL and SDA are open-drain type outputs, which the MPC8240 can only drive low, the time required for SCL
or SDA to reach a high level depends on external signal capacitance and pull-up resistor values.
4. Specified at a nominal 50-pF load.
5. D
FDR
is the decimal divider number indexed by the value of FDR[5:0]. Refer to the I
2
C Interface chapter’s serial bit
clock frequency divider selections table. FDR[
n
] refers to the frequency divider register I2CFDR bit
n
. N is equal to
a variable number that would make the result of the divide (data hold time value) equal to a number less than 16.
M is equal to a variable number that would make the result of the divide (data hold time value) equal to a number
less than 9.
Table 13. I
2
C Output AC Timing Specifications (continued)
At recommended operating conditions (see Table 2) with LV
DD
= 3.3 V ± 0.3 V
Num
Characteristic
Min
Max
Unit
Notes
SCL
SDA
VM
VM
6
2
1
4
SCL
SDA
VM
V
L
V
H
9
8
3
5
F
Freescale Semiconductor, Inc.
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| MPC8240 | 32-Bit Microprocessor(32位微處理器) |
| MPC8260ACZU | MPC826xA (HiP4) Family Hardware Specifications |
| MPC8260CZU | MPC826xA (HiP4) Family Hardware Specifications |
| MPC8264ACZU | MPC826xA (HiP4) Family Hardware Specifications |
| MPC8264AZU | MPC826xA (HiP4) Family Hardware Specifications |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MPC8241 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Intergrated Processor Hardware Specifications |
| MPC8241EC | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8241 Integrated Processor Hardware Specifications |
| MPC8241LVR166D | 功能描述:微處理器 - MPU INTEGRATED HOST PROC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8241LVR200D | 功能描述:微處理器 - MPU INTEGRATED HOST PROC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8241LVR266D | 功能描述:微處理器 - MPU INTEGRATED HOST PROC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復。