參數(shù)資料
型號: MC68MH360ZQ25LR2
廠商: Freescale Semiconductor
文件頁數(shù): 58/158頁
文件大?。?/td> 0K
描述: IC MPU QUICC 25MHZ 357-PBGA
標準包裝: 180
系列: M683xx
處理器類型: M683xx 32-位
速度: 25MHz
電壓: 5V
安裝類型: 表面貼裝
封裝/外殼: 357-BBGA
供應(yīng)商設(shè)備封裝: 357-PBGA(25x25)
包裝: 帶卷 (TR)
QMC Supplement
C.3.2.1 Activation Procedure
During the initialization, the FREQREF signal of each U interface is enabled.
A multiplexer commanded by the QUICC32 is used to select the U interface clock master.
When the rst MC145572 is activated, its FREQREF signal synchronizes to the network.
The MC145572 then sends an interrupt to the QUICC32 (IRQ1— register NR3[1]—
meaning uao = 1 has been received) indicating that the activation process has begun. Before
responding to LT with act = 1 (which will enable the data transfer), the QUICC32 can
select, through the multiplexer, this particular FREQREF signal to be the clock master.
Since the QUICC32 has the initiative to enable the data transfer, there is no timing
constraint to react to the interrupt.
C.3.2.2 Deactivation Procedure
According to the ANSI specication T1.601-1988, prior to deactivating, the LT should
notify the NT of the pending deactivation by clearing the M4 channel dea bit towards the
NT for at least three superframes. Then, the NT can be deactivated by sending a
deactivation request.
The MC145572 not only has the ability to generate an interrupt after the reception of the
third dea bit = 0, but also after the reception of the second dea bit = 0.
When the clock-master U interface is deactivated, the QUICC32 receives an interrupt
indicating that the second dea bit = 0 has been received. The QUICC32 has then the ability
to select another activated U interface (if there is one), to be the clock master. The
QUICC32 has 12 ms (1 superframe) until receiving the next dea bit = 0, indicating the
pending deactivation, and therefore 12 ms to react to the interrupt.
If none of the U interfaces are activated, no change in the multiplex selection is required.
C.3.3 System Conguration
The following sections provide a checklist of the main features that need to be congured
for each device.
C.3.3.1 S/T-Interface Conguration
Do the following for an S/T-interface conguration:
IDL2 with time slot assigner (TSA enabled in reg. OR6[5–7]; TSA selection in
OR0 to OR5)
Slave mode (DCL & FSC are input) - (pin M/S to GND)
TCLK enabled at 2.048 MHz (OR7[5] = 1; BR13[5] = 0;
BR7[2] = 1)
D channel contention procedure disabled (BR7[6] = 1)
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68MH360ZQ33LR2 IC MPU QUICC 33MHZ 357-PBGA
IDT70V5378S100BG IC SRAM 576KBIT 100MHZ 272BGA
MC7448HX1000LD IC MPU RISC 32BIT 360-FCCBGA
MC68360ZQ25LR2 IC MPU QUICC 25MHZ 357-PBGA
346-012-520-804 CARDEDGE 12POS DUAL .125 GREEN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68MH360ZQ25VL 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68MH360ZQ33L 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68MH360ZQ33LR2 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68P11E1CFN2R2 制造商:Rochester Electronics LLC 功能描述:8BIT MCU 512RAM A/D EE - Bulk
MC68P11E1CFNE2R 功能描述:8位微控制器 -MCU 8B MCU 512 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT