參數(shù)資料
型號: MC68MH360ZQ25LR2
廠商: Freescale Semiconductor
文件頁數(shù): 16/158頁
文件大小: 0K
描述: IC MPU QUICC 25MHZ 357-PBGA
標準包裝: 180
系列: M683xx
處理器類型: M683xx 32-位
速度: 25MHz
電壓: 5V
安裝類型: 表面貼裝
封裝/外殼: 357-BBGA
供應商設備封裝: 357-PBGA(25x25)
包裝: 帶卷 (TR)
QMC Supplement
8.2 CPM Loading
This section primarily deals with the CPM loading of the MH360 and 860MH. As the CPM
architecture is identical on both devices, the performance for a given clock frequency is
identical. Compared to standard protocols, the QMC protocol places more demands on the
CPM RISC because it requires the CPM to handle all of the bit manipulation normally
implemented with hardware support built into the SCCs.
The SCC operates transparently in QMC mode. The SCC’s main function is serial-to-
parallel conversion of the data stream out of the time slot assigner, and parallel-to-serial
conversion of the data stream gated into the time slot assigner. All bit manipulating is done
in the CPM RISC software or hardware. Thus, the CPM has a much higher load when
operating in QMC mode, even if all time slots are concatenated to one logical channel. This
loading is reected in the measured performance.
Table 8-2 gives loading guidelines. The table assumes a single SCC running at 100% of the
CPM bandwidth. For each protocol supported, the table gives the ratio of the SCC bit rate
versus clock frequency, and the maximum serial throughput at standard frequencies.
SCC1: 10-Mbps Ethernet; SCC2: 16 x 64-Kbps QMC;
SCC3: 16 x 64-Kbps QMC; SCC4: 64-Kbps HDLC.
TDM bit rate = 2.048 Mbps
No
Yes
SCC1: 10-Mbps Ethernet; SCC2: 12 x 64-Kbps QMC;
SCC3: 12 x 64-Kbps QMC; SCC4: 64-Kbps HDLC.
TDM bit rate = 1.544 Mbps
No
Yes
SCC1: 24-channel QMC; SCC2: 24-channel QMC.
Serial bit rate 2 x 1.544 Mbps — 2 x T1
No
Yes
SCC1: 10-Mbps Ethernet SCC2: 24-channel QMC;
SCC3: 24 Channel QMC.
Serial bit rate 2 x 1.544 Mbps — 2 x T1
No
Yes
SCC1: 32-channel QMC; SCC2: 32-channel QMC.
Serial bit rate 2 x 2.048 Mbps (E1/CEPT)
No
Yes
Table 8-2. CPM Performance Table
Protocol
SCC Rate: Clock Frequency
Mbps: MHz
Maximum Serial Throughput
25 MHz
Mbps
33 MHz
Mbps
40 MHz
Mbps
50 MHz
Mbps
Transparent
1 : 3.125 FD
8
10.56
12.8
16
HDLC
1 : 3.125 FD
8
10.56
12.8
16
UART
1 : 10.4 FD
2.4
3.168
3.84
4.8
Table 8-1. Common QMC Configurations (Continued)
Protocols Selected
Frequency Supported
25 MHz
33 MHz
40 MHz
50 MHz
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關PDF資料
PDF描述
MC68MH360ZQ33LR2 IC MPU QUICC 33MHZ 357-PBGA
IDT70V5378S100BG IC SRAM 576KBIT 100MHZ 272BGA
MC7448HX1000LD IC MPU RISC 32BIT 360-FCCBGA
MC68360ZQ25LR2 IC MPU QUICC 25MHZ 357-PBGA
346-012-520-804 CARDEDGE 12POS DUAL .125 GREEN
相關代理商/技術參數(shù)
參數(shù)描述
MC68MH360ZQ25VL 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68MH360ZQ33L 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68MH360ZQ33LR2 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68P11E1CFN2R2 制造商:Rochester Electronics LLC 功能描述:8BIT MCU 512RAM A/D EE - Bulk
MC68P11E1CFNE2R 功能描述:8位微控制器 -MCU 8B MCU 512 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT