- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3954 > MC68MH360ZQ25LR2 (Freescale Semiconductor)IC MPU QUICC 25MHZ 357-PBGA PDF資料下載
參數(shù)資料
| 型號： | MC68MH360ZQ25LR2 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 122/158頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU QUICC 25MHZ 357-PBGA |
| 標準包裝： | 180 |
| 系列： | M683xx |
| 處理器類型： | M683xx 32-位 |
| 速度： | 25MHz |
| 電壓： | 5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 357-BBGA |
| 供應(yīng)商設(shè)備封裝： | 357-PBGA（25x25） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁當前第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁
QMC Supplement
Note: For the 68360, the bit numbering is reversed. See Appendix A for more information.
Figure 4-2. SCC Event Register
01234567
IQOV
GINT
GUN
GOV
Table 4-1. SCC Event Register Field Descriptions
Field
Name
Description
0–3
—
Reserved
4
IQOV
Interrupt table (interrupt queue) overow
0 No interrupt table overow has occurred.
1 An overow condition in the circular interrupt table occurs (and an interrupt request is
generated). This condition occurs if the RISC processor attempts to write a new interrupt entry
into an entry that was not handled by the host. Such an entry is identied by V = 1.
This entry is cleared by the software immediately after entering the interrupt routine. When this
occurs, the last interrupt is lost and not overwritten on the rst entry.
5
GINT
Global interrupt
0 No global interrupt has occurred.
1 This ag indicates that at least one new entry in the circular interrupt table has been generated
by the QMC. The host clears GINT by writing a 1 to its location in SCCE. After clearing it, the
host reads the next entry from the circular interrupt table, and starts processing a specic
channel’s exception.
The user must make sure that no more valid interrupts are pending in the interrupt table after
clearing the GINT bit, before performing the RTE to avoid deadlock. This procedure ensures that
no pending interrupts exist in the queue.
6
GUN
Global transmitter underrun
0 No global transmitter underrun has occurred.
1 This ag indicates that an underrun occurred in the SCC’s transmitter FIFO. This error is fatal
since it is unknown which channel(s) are affected. Following the assertion of the GUN bit in the
SCCE, the QMC stops transmitting data on all channels. The TDM Tx line goes into idle mode.
This error affects only the transmitter; the receiver continues to work.
After initializing all the individual channels, the host may resume transmitting. If enabled in the
SCCM, an interrupt request is generated when GUN is set. The host may clear GUN by writing 1
to its location in the SCCE.
7
GOV
Global receiver overrun
0 No global receiver overrun has occurred.
1 This ag indicates that an overrun occurred in the SCC’s transmitter FIFO. This error is fatal
since it is unknown which channel(s) are affected. Following the assertion of the GOV bit in the
SCCE, the QMC stops receiving data on all channels. Data is no longer written to memory.
This error affects only the receiver; the transmitter continues to work.
After initializing all the individual channels, the host may resume receiving. If enabled in SCCM,
an interrupt request is generated when GOV is set. The host may clear GOV by writing 1 to its
location in the SCCE.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68MH360ZQ33LR2 | IC MPU QUICC 33MHZ 357-PBGA |
| IDT70V5378S100BG | IC SRAM 576KBIT 100MHZ 272BGA |
| MC7448HX1000LD | IC MPU RISC 32BIT 360-FCCBGA |
| MC68360ZQ25LR2 | IC MPU QUICC 25MHZ 357-PBGA |
| 346-012-520-804 | CARDEDGE 12POS DUAL .125 GREEN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68MH360ZQ25VL | 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68MH360ZQ33L | 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68MH360ZQ33LR2 | 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68P11E1CFN2R2 | 制造商:Rochester Electronics LLC 功能描述:8BIT MCU 512RAM A/D EE - Bulk |
| MC68P11E1CFNE2R | 功能描述:8位微控制器 -MCU 8B MCU 512 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復。