- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371051 > MC68HC11KW1 (MOTOROLA INC) High-density complementary metal oxide semiconductor HCMOS) microcontroller unit PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC11KW1 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
| 中文描述： | 8-BIT, EEPROM, 4 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁(yè)數(shù)： | 67/238頁(yè) |
| 文件大?。?/td> | 798K |
| 代理商： | MC68HC11KW1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)當(dāng)前第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)
MC68HC11KW1
MOTOROLA
4-23
OPERATING MODES AND ON-CHIP MEMORY
4
4.4.2
Extended addressing
Memory expansion is achieved by manipulating the CPU address lines such that, even though the
CPU cannot distinguish more than 64K bytes of physical memory, up to 1M byte can be accessed
through a paged memory scheme. Additional address lines XA[18:13] are provided as alternative
functions of port G pins. Bits in the port G assignment register (PGAR) define which port G pins are to
be used for memory expansion address lines and which are to be used for general-purpose I/O.
In order to access expanded memory, the user must first allocate a range of the 64K byte address
space to be used for the window(s) through which external, expanded memory is viewed by the
CPU. The size and placement of the window(s) depend on values written to the MMSIZ and
MMWBR registers, respectively. Which bank or page of the expanded memory that is present in
the window(s) at a given time is dependent on values written to the MM1CR and MM2CR
registers.
Up to two windows can be designated and each can be programmed to 0K (disabled), 8K, 16K,
or 32K bytes. The base address for each window must be an integer multiple of the window size,
with the exception of the 32K byte window, for which the base address can be at $0000, $4000,
or $8000.
If the windows are defined in such a way that they overlap, bank window 1 has priority and the part
of window 2 that is not overlapped by bank window 1 remains active. If a window is defined such
that it overlaps any internal registers, RAM, or EEPROM, then the portion of the registers, RAM,
or EEPROM that is overlapped is repeated in all banks associated with that window.
Coming out of reset, the reset vector is fetched from external memory. Since the memory
expansion lines are disabled coming out of reset and can be internally pulled to logic level one,
any external system that uses these expansion address lines sees them as all ones. In this case,
the reset vector is fetched from $7FFFE–$7FFFF. Systems using external but not
expanded
memory still fetch the reset vector from $FFFE–$FFFF. This is the reset vector's normal position
at the top of the M68HC11 CPU's conventional 64K byte address space.
Expanded memory is addressed by using a combination of the CPU's normal address lines
ADDR[15:0] and the expansion address lines XA[18:13]. Window size and the number of banks
associated with the window determine exactly which address lines are used. The additional
address lines (XA[18:13]) determine which bank is present in a window at a given time. The lower
three expansion address lines (XA[15:13]) are used only when needed by the CPU and replace
the CPU's equivalent address lines (ADDR[15:13]). Table 4-9 shows which address lines are used
for various configurations of expanded memory.
A special case exists when the bank size is 32K bytes and the window base address is $4000.
Normally, when the bank size is 32K bytes and the bank address is $0000 or $8000, CPU address
lines ADDR[14:0] select individual bytes within the 32K byte space and the ADDR[14:0] pins are
connected to address lines (A[14:0]) of the memory device. When the base address is $4000, the CPU
address signal ADDR14 must be inverted to allow 32K bytes of contiguous memory. The
MC68HC11KW1 CPU drives the inverted CPU ADDR14 signal onto the XA14 pin when the window
is active. In this case, the XA14 signal must be connected to the address line 14 of the memory device.
When the window is not active, the XA14 pin is driven with the non-inverted CPU ADDR14 signal.
TPG
65
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC11L6CFN | HCMOS MICROCONTROLLER UNIT |
| MC68HC11L6FS | HCMOS MICROCONTROLLER UNIT |
| MC68HC11L6FU | HCMOS MICROCONTROLLER UNIT |
| MC68HC11L6L | HCMOS MICROCONTROLLER UNIT |
| MC68HC11L6MFB | HCMOS MICROCONTROLLER UNIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC11L0 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CONFIG Register Programming for EEPROM-based M68HC11 Microcontrollers |
| MC68HC11L0CFN2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
| MC68HC11L0CFN3 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
| MC68HC11L0CFU2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
| MC68HC11L0CFU3 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。