參數(shù)資料
型號: MC68HC11KW1
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: High-density complementary metal oxide semiconductor HCMOS) microcontroller unit
中文描述: 8-BIT, EEPROM, 4 MHz, MICROCONTROLLER, PQFP100
封裝: TQFP-100
文件頁數(shù): 106/238頁
文件大?。?/td> 798K
代理商: MC68HC11KW1
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁當前第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁
MOTOROLA
5-16
MC68HC11KW1
RESETS AND INTERRUPTS
5
However, the A/D converter current can be reduced by writing the ADPU bit to zero and halting
the RC clock (CSEL cleared). If the reference voltages V
RH
, V
RL
are supplied then the interval
resistor chain still consumes current. For 5V V
RH
- V
RL
, a worst case current consumption of
260
μ
A is specified for the A/D converter. The SPI system is enabled or disabled by the SPE control
bit. The SCI transmitter is enabled or disabled by the TE bit, and the SCI receiver is enabled or
disabled by the RE bit (lowest power consumption is achieved when RE=TE=0). Power
consumption is reduced if all the PWM enable bits (PWEN[4:1]) are cleared, thereby disabling
every PWM channel. Therefore the power consumption in WAIT is dependent on the particular
application.
5.5.2
STOP
Executing the STOP instruction while the S-bit in the CCR is clear places the MCU in the STOP
condition. If the S-bit is set, the STOP opcode is treated as a no-op (NOP). The STOP condition
offers minimum power consumption because all clocks, including the crystal oscillator, are
stopped while in this mode. To exit STOP and resume normal processing, a logic low level must
be applied to one of the external interrupts (IRQ or XIRQ) or to the RESET pin. A pending
edge-triggered IRQ can also bring the CPU out of STOP.
Because all clocks are stopped in this mode, all internal peripheral functions also stop. The data
in the internal RAM is retained as long as V
DD
power is maintained. The CPU state and I/O pin
levels are static and are unchanged by STOP. Therefore, when an interrupt comes to restart the
system, the MCU resumes processing as if there were no interruption. If reset is used to restart
the system a normal reset sequence results where all I/O pins and functions are also restored to
their initial states.
To use the IRQ pin as a means of recovering from STOP, the I-bit in the CCR must be clear (IRQ
not masked). The XIRQ pin can be used to wake up the MCU from STOP regardless of the state
of the X-bit in the CCR, although the recovery sequence depends on the state of the X-bit. If X is
clear (XIRQ not masked), the MCU starts up, beginning with the stacking sequence leading to
normal service of the XIRQ request. If X is set (XIRQ masked or inhibited), then processing
continues with the instruction that immediately follows the STOP instruction, and no XIRQ
interrupt service is requested or pending.
Because the oscillator is stopped in STOP mode, a restart delay may be imposed to allow oscillator
stabilization upon leaving STOP If the internal oscillator is being used, this delay is required; however,
if a stable external oscillator is being used, the DLY control bit can be used to bypass this start-up delay.
The DLY control bit is set by reset and can be optionally cleared during initialization. If the DLY equal
to zero option is used to avoid start-up delay on recovery from STOP then reset should not be used as
the means of recovering from STOP as this causes DLY to be set again by reset, imposing the restart
delay. This same delay also applies to power-on-reset, regardless of the state of the DLY control bit,
but does not apply to a reset while the clocks are running. See Section 4.3.2.4.
TPG
104
相關(guān)PDF資料
PDF描述
MC68HC11L6CFN HCMOS MICROCONTROLLER UNIT
MC68HC11L6FS HCMOS MICROCONTROLLER UNIT
MC68HC11L6FU HCMOS MICROCONTROLLER UNIT
MC68HC11L6L HCMOS MICROCONTROLLER UNIT
MC68HC11L6MFB HCMOS MICROCONTROLLER UNIT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC11L0 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CONFIG Register Programming for EEPROM-based M68HC11 Microcontrollers
MC68HC11L0CFN2 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT
MC68HC11L0CFN3 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT
MC68HC11L0CFU2 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT
MC68HC11L0CFU3 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT