- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385497 > LPC2368FBD100 (NXP Semiconductors N.V.) ARM7 with 512 kB flash, 58 kB SRAM, Ethernet, USB 2.0 Device, CAN, SD-MMC, and 10-bit ADC PDF資料下載
參數(shù)資料
| 型號： | LPC2368FBD100 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 數(shù)學處理器 |
| 英文描述： | ARM7 with 512 kB flash, 58 kB SRAM, Ethernet, USB 2.0 Device, CAN, SD-MMC, and 10-bit ADC |
| 封裝： | LPC2368FBD100<SOT407-1 (LQFP100)|<<http://www.nxp.com/packages/SOT407-1.html<1<Always Pb-free,; |
| 文件頁數(shù)： | 8/18頁 |
| 文件大?。?/td> | 220K |
| 代理商： | LPC2368FBD100 |
ES_LPC2368
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Errata sheet
Rev. 9 — 20 April 2011
8 of 18
NXP Semiconductors
ES_LPC2368
Errata sheet LPC2368
3.7 PLL.1: PLL output (F
CCO
) is limited to 290 MHz
Introduction:
The PLL input, in the range of 32 KHz to 50 MHz, may initially be divided down by a value
“N”, which may be in the range of 1 to 256. Following the PLL input divider is the PLL
multiplier. This can multiply the input divider output through the use of a Current
Controlled Oscillator (CCO) by a value “M”, in the range of 1 through 32768. The resulting
frequency, F
CCO
must be in the range of 275 MHz to 550 MHz.This frequency can be
divided down (using the Clock Divider registers) to get the desired clock frequencies for
the core and peripherals.
Problem:
The maximum output of the CCO within the PLL block is limited to 290 MHz.
Work-around:
Care should be taken while programming the PLL so that F
CCO
resides in the desired
range. The suggested setting is to use a 12 MHz external crystal. Use a PLLdivider (N) of
1 and PLL multiplier (M) of 12. Putting the values in the equation:
F
CCO
= (2
M
FIN) / N
F
CCO
= 288 MHz
The CPU Clock Configuration register (located at 0xE01F C104) can then be used to
divide this frequency by 4 to produce the maximum CPU speed of 72 MHz (except on Rev
‘-’ and Rev ‘A’, see Flash.1).
3.8 SRAM.1: 16 kB SRAM cannot be used for code execution
Introduction:
The LPC2368 has 16 kB of SRAM on the AHB2 bus, which would generally be used by
the Ethernet block.
Problem:
The 16 kB of SRAM can only be used as data RAM. Code can not be executed from this
memory.
Work-around:
No known workaround.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LPC2377FBD144 | Single-chip 16-bit-32-bit microcontrollers; 512 kB flash with ISP-IAP, Ethernet, USB 2.0, CAN, and 10-bit ADC-DAC |
| LPC2378FBD144 | Single-chip 16-bit-32-bit microcontrollers; 512 kB flash with ISP-IAP, Ethernet, USB 2.0, CAN, and 10-bit ADC-DAC |
| LPC2387FBD100 | Single-chip 16-bit-32-bit MCU; 512 kB flash with ISP-IAP, Ethernet, USB 2.0 device-host-OTG, CAN, and 10-bit ADC-DAC |
| LPC2388FBD144 | Single-chip 16-bit-32-bit micro; 512 kB flash with ISP-IAP, Ethernet, USB 2.0 device-host-OTG, CAN, and 10-bit ADC-DAC |
| LPC2420FBD208 | Flashless 16-bit-32-bit microcontroller; Ethernet, CAN, ISP-IAP, USB 2.0 device-host-OTG, external memory interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LPC2368FBD100,551 | 功能描述:ARM微控制器 - MCU ARM7 512KF/USB/ENET RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT |
| LPC2368FBD100/CP32 | 制造商:NXP Semiconductors 功能描述:- Tape and Reel |
| LPC2368FBD100551 | 制造商:NXP Semiconductors 功能描述:IC 32BIT MCU 72MHZ LQFP-100 |
| LPC2368FET100 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single-chip 16-bit/32-bit ocontrollers; up to 512 kB flash with ISP/IAP, Ethernet, USB 2.0, CAN, and 10-bit ADC/DAC |
| LPC2368FET100,518 | 功能描述:ARM微控制器 - MCU 16/32 bit micro RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。