- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385497 > LPC2368FBD100 (NXP Semiconductors N.V.) ARM7 with 512 kB flash, 58 kB SRAM, Ethernet, USB 2.0 Device, CAN, SD-MMC, and 10-bit ADC PDF資料下載
參數(shù)資料
| 型號： | LPC2368FBD100 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 數(shù)學(xué)處理器 |
| 英文描述： | ARM7 with 512 kB flash, 58 kB SRAM, Ethernet, USB 2.0 Device, CAN, SD-MMC, and 10-bit ADC |
| 封裝： | LPC2368FBD100<SOT407-1 (LQFP100)|<<http://www.nxp.com/packages/SOT407-1.html<1<Always Pb-free,; |
| 文件頁數(shù)： | 7/18頁 |
| 文件大?。?/td> | 220K |
| 代理商： | LPC2368FBD100 |
ES_LPC2368
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Errata sheet
Rev. 9 — 20 April 2011
7 of 18
NXP Semiconductors
ES_LPC2368
Errata sheet LPC2368
OLD_EMAC_MODULE_ID, P1.6 should not be set. */
PINSEL2 = 0x50150105;
/* selects P1[0,1,4,8,9,10,14,15] */
}
PINSEL3 = 0x00000005;
/* selects P1[17:16] */
3.4 Ethernet.2: Ethernet SRAM disabled
Introduction:
The LPC2368 has an Ethernet interface, which has a dedicated 16 kB SRAM.
Problem:
When the Ethernet block is disabled (in the PCONP register located at 0xE01F C0C4), the
Ethernet SRAM is also disabled.
Work-around:
Enable the Ethernet block by setting the PCENET bit (bit no. 30) in the PCONP register.
The Ethernet SRAM is now enabled.
3.5 Ethernet.3: Receive Status registers will not function correctly if
RxDescriptor number is greater than 4
Introduction:
The Receive number of Descriptors register (RxDescriptor-0xFFE0 0110) defines the
number of descriptors in the Descriptor array. Each receive descriptor element in the
Descriptor array has an associated status field which consists of the HashCRC word and
Status Information word.
Problem:
The status words are updated incorrectly if the number of Descriptors set in the Receive
number of Descriptors register is greater than or equal to 5.
Work-around:
Define 4 or less in the Receive number of Descriptors register.
3.6 I2S.1: I
2
S DMA interface is non-operational
Introduction:
The LPC2368 has an I
2
S interface, which can be used for audio devices. The I
2
S interface
was initially designed to operate with the general purpose DMA controller.
Problem:
The DMA controller cannot access the I
2
S interface.
Work-around:
No known workaround.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LPC2377FBD144 | Single-chip 16-bit-32-bit microcontrollers; 512 kB flash with ISP-IAP, Ethernet, USB 2.0, CAN, and 10-bit ADC-DAC |
| LPC2378FBD144 | Single-chip 16-bit-32-bit microcontrollers; 512 kB flash with ISP-IAP, Ethernet, USB 2.0, CAN, and 10-bit ADC-DAC |
| LPC2387FBD100 | Single-chip 16-bit-32-bit MCU; 512 kB flash with ISP-IAP, Ethernet, USB 2.0 device-host-OTG, CAN, and 10-bit ADC-DAC |
| LPC2388FBD144 | Single-chip 16-bit-32-bit micro; 512 kB flash with ISP-IAP, Ethernet, USB 2.0 device-host-OTG, CAN, and 10-bit ADC-DAC |
| LPC2420FBD208 | Flashless 16-bit-32-bit microcontroller; Ethernet, CAN, ISP-IAP, USB 2.0 device-host-OTG, external memory interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LPC2368FBD100,551 | 功能描述:ARM微控制器 - MCU ARM7 512KF/USB/ENET RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| LPC2368FBD100/CP32 | 制造商:NXP Semiconductors 功能描述:- Tape and Reel |
| LPC2368FBD100551 | 制造商:NXP Semiconductors 功能描述:IC 32BIT MCU 72MHZ LQFP-100 |
| LPC2368FET100 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single-chip 16-bit/32-bit ocontrollers; up to 512 kB flash with ISP/IAP, Ethernet, USB 2.0, CAN, and 10-bit ADC/DAC |
| LPC2368FET100,518 | 功能描述:ARM微控制器 - MCU 16/32 bit micro RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。