參數(shù)資料
型號: L80600
英文描述: L80600 10/100/1000 Mbits/s Ethernet PHY technical manual 3/01
中文描述: L80600 10/100/1000 Mbits /秒以太網(wǎng)PHY技術手冊3月1日
文件頁數(shù): 114/192頁
文件大?。?/td> 1344K
代理商: L80600
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁當前第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁
5-16
Configuration Options
The interrupt signal’s polarity can be programmed in the ICTR register.
The polarity can be configured active-HIGH or active-LOW. In the latched
mode, the interrupt signal is asserted and remains asserted while the
corresponding enabled status bit is asserted. The status bits are the
sources of the interrupt. These bits are mapped in the ISR. When the
interrupt status bit is 1, the interrupt signal is asserted if the
corresponding IER bit is enabled. An interrupt status bit can be cleared
by writing a 1 to the corresponding bit in the ICLR. The clear bit returns
to 0 automatically after the interrupt status bit is cleared.
The RRR register contains the current status of the signals being
monitored. Note that the status of the configuration, duplex, and speed
are recorded in the most recent period while the link was up.
The IRR records the
reason
that an interrupt status bit is asserted. For
example, if the ISR_LINK bit is asserted in the ISR because a link is
achieved, a 1 is stored in the corresponding IRR bit field. This IRR bit
field is not changed until the interrupt is serviced, regardless of how
many times the source status (in RRR) changes in the intervening
period. The IRR bit can be cleared by writing a 1 to the corresponding
bit in the ICLR register.
The purpose of the IRR is for the interrupt logic to determine the next
state change to cause an interrupt. In reality, the PHY may operate at a
much faster pace than the interrupt service provider. The IRR provides a
mechanism for the higher layers to decipher the context of the interrupt
although the context of the system may have changed by the time the
interrupt is serviced. For instance, when a link is lost and regained in
quick succession, it is likely that a sequence of interrupts are generated
by the same event. The IRR preserves the status of the event that may
have changed during the interrupt service. A new interrupt may be
generated if the status is changed based on the comparison between the
IRR and the RRR.
Note:
All the interrupt registers are extended registers located in
the expanded memory space. Please refer to
Chapter 4,
“Registers”
for details.
相關PDF資料
PDF描述
L811-1X1T-03 1port.None LEDs.low profile RJ45 10/100Base-TX
L82-510 Logic IC
L82-511 Logic IC
L82-512 Logic IC
L82-513 Logic IC
相關代理商/技術參數(shù)
參數(shù)描述
L807EF 制造商:LAUREL ELECTRONICS 功能描述:LT Series transmitter with isolated analog and serial outputs, dual solid state
L807R1 制造商:LAUREL ELECTRONICS 功能描述:LT Series transmitter with isolated analog and serial outputs, dual solid state
L807R2 制造商:LAUREL ELECTRONICS 功能描述:LT Series transmitter with isolated analog and serial outputs, dual solid state
L807R3 制造商:LAUREL ELECTRONICS 功能描述:LT Series transmitter with isolated analog and serial outputs, dual solid state
L807R4 制造商:LAUREL ELECTRONICS 功能描述:LT Series transmitter with isolated analog and serial outputs, dual solid state