- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369714 > L64777 L64777 DVB QAM Modulator technical manual 6/00 PDF資料下載
參數(shù)資料
| 型號： | L64777 |
| 英文描述： | L64777 DVB QAM Modulator technical manual 6/00 |
| 中文描述： | L64777的DVB QAM調(diào)制器技術(shù)手冊6 / 00 |
| 文件頁數(shù)： | 69/124頁 |
| 文件大小： | 988K |
| 代理商： | L64777 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁當(dāng)前第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁
Group 2 General-Purpose Registers
4-7
4.1.7 Register 6
AUTORESET Automatic Reset Setting
When this bit is 1, the L64777 loads the FIFO address
counters with the initial values in register 2 after the
detection of a FIFO alarm (pointer collision). When this
bit is 0, the FIFO address counters remain unchanged
after a pointer collision until an external microcontroller
intervenes. The reset value is 1.
R/W 7
PLL_INV
Phase Detector Setting
When this bit is 1, the L64777 exchanges the reference
and feedback inputs of the frequency and phase detector.
When this bit is 0, no exchange takes place. The reset
value is 0.
R/W 6
IRAM_OFF
Interleaver RAM Off
When this bit is 1, the L64777 switches the interleaver
RAM off after reset and initializes the RAM with 0 values
(not with the incoming data stream). The interleaver RAM
resumes normal operation as soon as the first sequence
start from the SSTARTIN pin (pin 90) comes in the data
stream. This setting is useful for getting a well-defined
chip output sequence. When this bit is 0, the L64777
uses the interleaver RAM in DVB-compliant mode on the
input data stream. The reset value is 1.
R/W 5
FIFO_OFF
FIFO Off
When this bit is 1, the L64777 switches the FIFO input
stage off and clocks the input data stream through three
internal registers from the ICLK to the OCLK domain.
When this bit is 0, the L64777 uses normal FIFO
processing and delay. The reset value is 0.
R/W 4
Note:
This mode requires ICLK to be exactly the same signal as
OCLK. You must connect these pins to each other.
DIFF_OFF
Differential Encoding Off
When this bit is 1, the L64777 switches the differential
encoding off. When this bit is 0, the L64777 encodes
according to the DVB standard. The reset value is 0.
R/W 3
7
6
5
4
3
2
1
0
AUTORESET
PLL_INV
IRAM_OFF
FIFO_OFF
DIFF_OFF
MAP_OFF
AMPL
RES
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L64777 | Digital Video Broadcasting(DVB)-Compliant,quadrature amplitude modulation (QAM)Modulator(數(shù)字視頻廣播系統(tǒng)適配的積分調(diào)幅調(diào)制器) |
| L64825 | Non-VGA Video Controller |
| L64845 | 64-Bit Graphics (GUI) Accelerator |
| L64850GC-25 | DRAM Controller |
| L64850GC-33 | DRAM Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L64780 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:L64780 DVB-T COFDM Demodulator technical manual 2/00 |
| L64781 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip COFDM Receiver |
| L64782 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:L64782 Single-Chip COFDM Receiver |
| L6480 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:The L6480, realized in analog mixed signal technology, is an advanced fully integrated solution suitable for driving two-phase bipolar stepper motors with microstepping. |
| L64801GC-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。