- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369714 > L64777 L64777 DVB QAM Modulator technical manual 6/00 PDF資料下載
參數(shù)資料
| 型號： | L64777 |
| 英文描述： | L64777 DVB QAM Modulator technical manual 6/00 |
| 中文描述： | L64777的DVB QAM調(diào)制器技術(shù)手冊6 / 00 |
| 文件頁數(shù)： | 42/124頁 |
| 文件大?。?/td> | 988K |
| 代理商： | L64777 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁
2-28
Modulator Architecture
For an oversampling factor of four, the filter executes the above
sequence at four times the symbol rate (60 MHz in PLL mode).
Each multiply accumulator (MAC)-structure contains 31 multipliers whose
outputs add up to the desired result. The pulse shaper module connects
one input of each multiplier to a delayed version of the filter input data;
the other multiplier input is connected to one of four coefficient registers
through a multiplexer. The pulse shaper clocks the delay line for IData
and QData with the symbol clock rate. The coefficient and multiplier
width are as described below.
The pulse shaper interprets all data as two’s complement. Each MAC-
structure contains an additional input to the adder array to allow for the
addition of an 11-bit value to compensate for an offset. The pulse shaper
treats these offset coefficients like regular coefficients, except that it adds
them directly to the MAC outputs. There is one offset coefficient for each
phase.
The shifter block adjusts the internally generated filter result to
accommodate the limited range of the internal D/A-converter. The
standard mapping after reset is a five-bit shift to the right, which means
IS[5] to I[0], IS[6] to I[1] and so on. The shifter treats the Q-branch
accordingly.
By applying a value different from zero to the BITS_TO_SHIFT[3:0] input
of the shifter (using Register 0), the shifter connects IS to I, and QS to
Q, so that the lowest bits of IS and QS are truncated, while the more
significant bits are hooked to the I and Q outputs. The BITS_TO_SHIFT
input can assume a maximum value of 15, thus mapping IS[15] to I[0],
IS[16] to I[1], and so on. The filter output value is not limited to maximum
positive or negative values before shifting, so it is the user’s responsibility
to download coefficients and an appropriate shifting value to avoid output
overflow and underflow. Figure 2.20 illustrates the output scaling by an
arithmetic shift to the right.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L64777 | Digital Video Broadcasting(DVB)-Compliant,quadrature amplitude modulation (QAM)Modulator(數(shù)字視頻廣播系統(tǒng)適配的積分調(diào)幅調(diào)制器) |
| L64825 | Non-VGA Video Controller |
| L64845 | 64-Bit Graphics (GUI) Accelerator |
| L64850GC-25 | DRAM Controller |
| L64850GC-33 | DRAM Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L64780 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:L64780 DVB-T COFDM Demodulator technical manual 2/00 |
| L64781 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip COFDM Receiver |
| L64782 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:L64782 Single-Chip COFDM Receiver |
| L6480 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:The L6480, realized in analog mixed signal technology, is an advanced fully integrated solution suitable for driving two-phase bipolar stepper motors with microstepping. |
| L64801GC-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。