參數(shù)資料
型號(hào): L64777
英文描述: L64777 DVB QAM Modulator technical manual 6/00
中文描述: L64777的DVB QAM調(diào)制器技術(shù)手冊(cè)6 / 00
文件頁(yè)數(shù): 53/124頁(yè)
文件大小: 988K
代理商: L64777
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)當(dāng)前第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
Interpolator
2-39
Note that the virtual FIFO, which indicates the FIFO under- or over-run,
is an internal location.
If the NCO_GAIN has reached the smallest possible value of 1, the
AUTO_ACQUISITION terminates. The AUTO_ACQUI_RUNNING bit
(Register 13, bit 3) sets to zero, indicating termination. If enabled, the
NCO can issue an interrupt on this condition.
This procedure updates the NCO step until the contents of the virtual
FIFO is zero during the measurement duration.
If ENABLE_NCO_LOOP and AUTO_ACQUI are not set, it is also
possible to set all parameters of the NCO loop through the
microprocessor interface and to run a frequency acquisition fully
controlled by the microprocessor. For monitoring purposes, it is possible
to read the current step and NCO_GAIN using the microprocessor
interface.
2.12.4 Regulation Phase
When the ENABLE_PHASE_LOOP bit is set in the NCO control register
(Register 14, bit 1), the loop starts running a phase compare between
the divided reference and the divided feedback clock. The NCO must set
counters CNT_I and CNT_O according to the rules applied for the other
PLL modes in Registers 7 through 10. The phase loop has a relatively
small gain, which can be adjusted in address 42. The NCO achieves a
phase lock only if the initial frequency is already close to the desired
range.
2.13 Interpolator
In PLL Mode 2, the interpolator retimes the output samples that the
Nyquist filter calculated. The interpolator is clocked with PCLK and
generates the output samples in the PCLK sampling grid. The
interpolator takes the required retiming information from the NCO.
PCLK is at least twice the frequency of the original OCLK obtained by
the formula for PLL Mode 1. The square-root raised cosine filter also
compensates for the sin(x)/x frequency characteristic of the digital-to-
analog converter with the faster sampling grid.
相關(guān)PDF資料
PDF描述
L64777 Digital Video Broadcasting(DVB)-Compliant,quadrature amplitude modulation (QAM)Modulator(數(shù)字視頻廣播系統(tǒng)適配的積分調(diào)幅調(diào)制器)
L64825 Non-VGA Video Controller
L64845 64-Bit Graphics (GUI) Accelerator
L64850GC-25 DRAM Controller
L64850GC-33 DRAM Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
L64780 制造商:未知廠家 制造商全稱:未知廠家 功能描述:L64780 DVB-T COFDM Demodulator technical manual 2/00
L64781 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip COFDM Receiver
L64782 制造商:未知廠家 制造商全稱:未知廠家 功能描述:L64782 Single-Chip COFDM Receiver
L6480 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:The L6480, realized in analog mixed signal technology, is an advanced fully integrated solution suitable for driving two-phase bipolar stepper motors with microstepping.
L64801GC-20 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor