- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369714 > L64777 L64777 DVB QAM Modulator technical manual 6/00 PDF資料下載
參數(shù)資料
| 型號(hào)： | L64777 |
| 英文描述： | L64777 DVB QAM Modulator technical manual 6/00 |
| 中文描述： | L64777的DVB QAM調(diào)制器技術(shù)手冊(cè)6 / 00 |
| 文件頁(yè)數(shù)： | 18/124頁(yè) |
| 文件大?。?/td> | 988K |
| 代理商： | L64777 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
2-4
Modulator Architecture
The QAM mapping supports 16, 32, 64, 128, and 256 QAM. The input
to the device is an MPEG-2 compliant transport stream; its output
consists of baseband QAM signals in I and Q.
2.2 PLL Modes
Connecting the L64777 to a satellite receiver and the LSI Logic satellite
decoder chip set requires the PLL circuits to lock the input and output
clocks. Two modes can achieve this:
Mode 1
uses the phase/frequency detector and the dividers of
L64777 to accept an external VCO.
Mode 2
connects the PCLK output of L64724 or L64734 to the
L64777 PCLK clock input, and connects the byte clock output to the
ICLK input of the L64777. This is also called the Numerically
Controlled Oscillator (NCO) mode of operation. This mode is
dedicated to the connection of the L64724 (see Appendix B, PLL
Divider Settings and L64724/34 Connection).
Set the PLL_MODE[1:0] pins to the values shown on page 5-6. Do not
change it during operation.
2.2.1 PLL Mode 1
Figure 2.3 shows the phase and frequency detection for an external
voltage-controlled oscillator (VCO) loop. Choose between frequency and
phase detection through the microprocessor interface.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L64777 | Digital Video Broadcasting(DVB)-Compliant,quadrature amplitude modulation (QAM)Modulator(數(shù)字視頻廣播系統(tǒng)適配的積分調(diào)幅調(diào)制器) |
| L64825 | Non-VGA Video Controller |
| L64845 | 64-Bit Graphics (GUI) Accelerator |
| L64850GC-25 | DRAM Controller |
| L64850GC-33 | DRAM Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L64780 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:L64780 DVB-T COFDM Demodulator technical manual 2/00 |
| L64781 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Single-Chip COFDM Receiver |
| L64782 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:L64782 Single-Chip COFDM Receiver |
| L6480 | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:The L6480, realized in analog mixed signal technology, is an advanced fully integrated solution suitable for driving two-phase bipolar stepper motors with microstepping. |
| L64801GC-20 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:32-Bit Microprocessor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。