- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369714 > L64777 L64777 DVB QAM Modulator technical manual 6/00 PDF資料下載
參數(shù)資料
| 型號： | L64777 |
| 英文描述： | L64777 DVB QAM Modulator technical manual 6/00 |
| 中文描述： | L64777的DVB QAM調(diào)制器技術(shù)手冊6 / 00 |
| 文件頁數(shù)： | 20/124頁 |
| 文件大?。?/td> | 988K |
| 代理商： | L64777 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁
2-6
Modulator Architecture
On ATM networks, you must prebuffer input data to get a continuous
frame rate at the chip input. If high input jitter occurs over an ATM without
a prebuffer, the whole PLL regulation of the input-to-output frame rate
fails. You must design the size of the prebuffer according to the maximum
jitter expected over the asynchronous transfer mode (ATM) network.
2.3 I/O
The following subsections describe the input and output of the L64777.
2.3.1 Input
The QAM Modulator accepts serial input data at a maximum 54 MHz
clock frequency on the ICLK pin. In Byte-Parallel Input mode (Parallel
mode), the maximum frequency on ICLK is 10 MHz. DVALIDIN
distinguishes between valid and invalid input data on DIN[7:0]. ERRORIN
marks incorrect packets in the transport header, in case a preceding
device passes erroneous information. The input error flag is transferred
into the TRANSPORT_ERROR_INDICATOR bit of MPEG transport
packets. Either the FSTARTIN pulse or the SYNC_BYTE detection (0x47
for MPEG transport packets) establishes input synchronization.
The FSTARTIN pulse marks the first bit, the most significant bit of an
MPEG SYNC_BYTE in Serial Input mode (Serial mode), or the
SYNC_BYTE in Parallel mode. The FSTARTIN pulse synchronizes the
process of forming bytes from bits in Serial mode. If no such
synchronization signal is applied, the input synchronizer searches for the
programmed SYNC_BYTE occurring in the programmed sync length. In
Parallel mode, the L64777 assumes the byte boundaries are correct and
compares the SYNC_BYTE in parallel to the incoming bytes. A flywheel
circuit stabilizes the synchronization to a SYNC_BYTE, while
synchronization by external pulses feeds directly into the internal control
circuits (see Section 2.4, “Input Synchronization,” page 2-10).
2.3.2 Output Signals
The L64777 outputs the I and Q components of its signal on two
separate analog output interfaces (see Figure 2.4). The output interface
contains two internal 10-bit digital-to-analog converters.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L64777 | Digital Video Broadcasting(DVB)-Compliant,quadrature amplitude modulation (QAM)Modulator(數(shù)字視頻廣播系統(tǒng)適配的積分調(diào)幅調(diào)制器) |
| L64825 | Non-VGA Video Controller |
| L64845 | 64-Bit Graphics (GUI) Accelerator |
| L64850GC-25 | DRAM Controller |
| L64850GC-33 | DRAM Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L64780 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:L64780 DVB-T COFDM Demodulator technical manual 2/00 |
| L64781 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip COFDM Receiver |
| L64782 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:L64782 Single-Chip COFDM Receiver |
| L6480 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:The L6480, realized in analog mixed signal technology, is an advanced fully integrated solution suitable for driving two-phase bipolar stepper motors with microstepping. |
| L64801GC-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。