參數(shù)資料
型號(hào): ISPPAC-POWR6AT6-01NN32I
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: 電源管理
英文描述: In-System Programmable Power Supply Monitoring and Margining Controller
中文描述: 6-CHANNEL POWER SUPPLY SUPPORT CKT, QCC32
封裝: 5 X 5 MM, LEAD FREE, QFN-32
文件頁(yè)數(shù): 28/34頁(yè)
文件大小: 906K
代理商: ISPPAC-POWR6AT6-01NN32I
Lattice Semiconductor
ispPAC-POWR6AT6 Data Sheet
28
Figure 26. TAP States
When the correct logic sequence is applied to the TMS and TCK inputs, the TAP will exit the Test-Logic-Reset state
and move to the desired state. The next state after Test-Logic-Reset is Run-Test/Idle. Until a data or instruction shift
is performed, no action will occur in Run-Test/Idle (steady state = idle). After Run-Test/Idle, either a data or instruc-
tion shift is performed. The states of the Data and Instruction Register blocks are identical to each other differing
only in their entry points. When either block is entered, the first action is a capture operation. For the Data Regis-
ters, the Capture-DR state is very simple: it captures (parallel loads) data onto the selected serial data path (previ-
ously chosen with the appropriate instruction). For the Instruction Register, the Capture-IR state will always load
the IDCODE instruction. It will always enable the ID Register for readout if no other instruction is loaded prior to a
Shift-DR operation. This, in conjunction with mandated bit codes, allows a “blind” interrogation of any device in a
compliant IEEE 1149.1 serial chain. From the Capture state, the TAP transitions to either the Shift or Exit1 state.
Normally the Shift state follows the Capture state so that test data or status information can be shifted out or new
data shifted in. Following the Shift state, the TAP either returns to the Run-Test/Idle state via the Exit1 and Update
states or enters the Pause state via Exit1. The Pause state is used to temporarily suspend the shifting of data
through either the Data or Instruction Register while an external operation is performed. From the Pause state,
shifting can resume by reentering the Shift state via the Exit2 state or be terminated by entering the Run-Test/Idle
state via the Exit2 and Update states. If the proper instruction is shifted in during a Shift-IR operation, the next entry
into Run-Test/Idle initiates the test mode (steady state = test). This is when the device is actually programmed,
erased or verified. All other instructions are executed in the Update state.
Test Instructions
Like data registers, the IEEE 1149.1 standard also mandates the inclusion of certain instructions. It outlines the
function of three required and six optional instructions. Any additional instructions are left exclusively for the manu-
facturer to determine. The instruction word length is not mandated other than to be a minimum of two bits, with only
the BYPASS and EXTEST instruction code patterns being specifically called out (all ones and all zeroes respec-
tively). The ispPAC-POWR6AT6 contains the required minimum instruction set as well as one from the optional
instruction set. In addition, there are several proprietary instructions that allow the device to be configured and ver-
ified. Table 7 lists the instructions supported by the ispPAC-POWR6AT6 JTAG Test Access Port (TAP) controller:
Test-Logic-Rst
Run-Test/Idle
Select-DR-Scan
Select-IR-Scan
Capture-DR
Capture-IR
Shift-DR
Shift-IR
Exit1-DR
Exit1-IR
Pause-DR
Pause-IR
Exit2-DR
Exit2-IR
Update-DR
Update-IR
1
0
0
0
0
0
0
0
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
1
1
1
1
1
0
Note: The value shown adjacent to each state transition in this figure
represents the signal present at TMS at the time of a rising edge at TCK.
相關(guān)PDF資料
PDF描述
ISPPAC10 In-System Programmable Analog Circuit
ISPPAC10-01PI In-System Programmable Analog Circuit
ISPPAC10-01SI In-System Programmable Analog Circuit
ISPPAC20 In-System Programmable Analog Circuit
ISPPAC20-01J In-System Programmable Analog Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ispPAC-POWR6AT6-01S32I 功能描述:監(jiān)控電路 Prec Prog Pwr Supply Seq Mon IND RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過(guò)電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開(kāi)關(guān):No Backup 上電復(fù)位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
ispPAC-POWR6AT6-01SN32I 功能描述:監(jiān)控電路 Prec Prog Pwr Supply Seq Mon Trim IND RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過(guò)電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開(kāi)關(guān):No Backup 上電復(fù)位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
ISPS5E44MFA 功能描述:CONN PLUG MALE 4POS GOLD IDC 制造商:panduit corp 系列:IndustrialNet? 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭,公引腳 針腳數(shù):4 外殼尺寸 - 插件:M12-4 外殼尺寸,MIL:- 安裝類型:自由懸掛 端接:IDC 緊固類型:有螺紋 朝向:D 侵入防護(hù):IP65/67 - 防塵,耐水,防水 外殼材料,鍍層:鋅鑄件,鍍鎳 觸頭鍍層:金 特性:- 電壓 - 額定:50V 額定電流:4A 觸頭鍍層厚度:- 工作溫度:-25°C ~ 85°C 標(biāo)準(zhǔn)包裝:1
ISPS688FA 功能描述:8-POSITION, INDUSTRIALNET, RJ45 制造商:panduit corp 系列:IndustrialNet? 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭 電纜類型:圓形線纜,實(shí)心或絞合導(dǎo)線 針腳/觸頭數(shù):8p8c(RJ45,以太網(wǎng)) 特性:線纜管理 屏蔽:屏蔽 等級(jí):Cat6a 侵入防護(hù):IP20 端接:IDC 長(zhǎng)度:2.059"(52.30mm) 顏色:- 線規(guī):22-27 AWG 觸頭鍍層:金 觸頭鍍層厚度:31.5μin(0.80μm) 觸頭材料:磷青銅 外殼材料:聚碳酸脂(PC) 屏蔽材料:黃銅 標(biāo)準(zhǔn)包裝:1
ISPS688FAS 功能描述:8-POSITION, INDUSTRIALNET, RJ45 制造商:panduit corp 系列:IndustrialNet? 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭 電纜類型:圓形線纜,實(shí)心或絞合導(dǎo)線 針腳/觸頭數(shù):8p8c(RJ45,以太網(wǎng)) 特性:線纜管理 屏蔽:屏蔽 等級(jí):Cat6a 侵入防護(hù):IP20 端接:IDC 長(zhǎng)度:2.059"(52.30mm) 顏色:- 線規(guī):22-27 AWG 觸頭鍍層:金 觸頭鍍層厚度:31.5μin(0.80μm) 觸頭材料:磷青銅 外殼材料:聚碳酸脂(PC) 屏蔽材料:黃銅 標(biāo)準(zhǔn)包裝:1