- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384545 > ISPPAC-POWR6AT6-01NN32I (LATTICE SEMICONDUCTOR CORP) In-System Programmable Power Supply Monitoring and Margining Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | ISPPAC-POWR6AT6-01NN32I |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | 電源管理 |
| 英文描述： | In-System Programmable Power Supply Monitoring and Margining Controller |
| 中文描述： | 6-CHANNEL POWER SUPPLY SUPPORT CKT, QCC32 |
| 封裝： | 5 X 5 MM, LEAD FREE, QFN-32 |
| 文件頁(yè)數(shù)： | 18/34頁(yè) |
| 文件大?。?/td> | 906K |
| 代理商： | ISPPAC-POWR6AT6-01NN32I |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)
Lattice Semiconductor
ispPAC-POWR6AT6 Data Sheet
18
Table 3. I
2
C/SMBus Reserved Slave Device Addresses
The ispPAC-POWR6AT6’s I
2
C/SMBus interface allows data to be both written to and read from the device. A data
write transaction (Figure 13) consists of the following operations:
1. Start the bus transaction
2. Transmit the device address (7 bits) along with a low write bit
3. Transmit the address of the register to be written to (8 bits)
4. Transmit the data to be written (8 bits)
5. Stop the bus transaction
To start the transaction, the master device holds the SCL line high while pulling SDA low. Address and data bits are
then transferred on each successive SCL pulse, in three consecutive byte frames of 9 SCL pulses. Address and
data are transferred on the first 8 SCL clocks in each frame, while an acknowledge signal is asserted by the slave
device on the 9th clock in each frame. Both data and addresses are transferred in a most-significant-bit-first format.
The first frame contains the 7-bit device address, with bit 8 held low to indicate a write operation. The second frame
contains the register address to which data will be written, and the final frame contains the actual data to be writ-
ten. Note that the SDA signal is only allowed to change when the SCL is low, as raising SDA when SCL is high sig-
nals the end of the transaction.
Figure 13. I
2
C Write Operation
Reading a data byte from the ispPAC-POWR6AT6 requires two separate bus transactions (Figure 14). The first
transaction writes the register address from which a data byte is to be read. Note that since no data is being written
to the device, the transaction is concluded after the second byte frame. The second transaction performs the actual
read. The first frame contains the 7-bit device address with the R/W bit held High. In the second frame the ispPAC-
POWR6AT6 asserts data out on the bus in response to the SCL signal. Note that the acknowledge signal in the
second frame is asserted by the master device and not the ispPAC-POWR6AT6.
Address
0000 000
0000 000
0000 001
0000 010
0000 011
0000 1xx
0001 000
0001 100
0101 000
0110 111
1100 001
1111 0xx
1111 1xx
R/W bit
0
1
x
x
x
x
x
x
x
x
x
x
x
I
2
C function Description
General Call Address
Start Byte
CBUS Address
Reserved
Reserved
HS-mode master code
NA
NA
NA
NA
NA
10-bit addressing
Reserved
SMBus Function
General Call Address
Start Byte
CBUS Address
Reserved
Reserved
HS-mode master code
SMBus Host
SMBus Alert Response Address
Reserved for ACCESS.bus
Reserved for ACCESS.bus
SMBus Device Default Address
10-bit addressing
Reserved
ACK
ACK
ACK
START
1
2
3
4
5
6
7
8
9
A6
A5
A4
A3
A2
A1
A0
R7
R6
R5
R4
R3
R2
R1
R0
1
2
3
4
5
6
7
8
9
1
2
3
4
5
6
7
8
9
D7
D6
D5
D4
D3
D2
D1
D0
STOP
DEVICE ADDRESS (7 BITS)
REGISTER ADDRESS (8 BITS)
WRITE DATA (8 BITS)
SCL
SDA
R/W
Note: Shaded Bits Asserted by Slave
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISPPAC10 | In-System Programmable Analog Circuit |
| ISPPAC10-01PI | In-System Programmable Analog Circuit |
| ISPPAC10-01SI | In-System Programmable Analog Circuit |
| ISPPAC20 | In-System Programmable Analog Circuit |
| ISPPAC20-01J | In-System Programmable Analog Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ispPAC-POWR6AT6-01S32I | 功能描述:監(jiān)控電路 Prec Prog Pwr Supply Seq Mon IND RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過(guò)電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| ispPAC-POWR6AT6-01SN32I | 功能描述:監(jiān)控電路 Prec Prog Pwr Supply Seq Mon Trim IND RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過(guò)電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| ISPS5E44MFA | 功能描述:CONN PLUG MALE 4POS GOLD IDC 制造商:panduit corp 系列:IndustrialNet? 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭，公引腳 針腳數(shù):4 外殼尺寸 - 插件:M12-4 外殼尺寸，MIL:- 安裝類型:自由懸掛 端接:IDC 緊固類型:有螺紋 朝向:D 侵入防護(hù):IP65/67 - 防塵，耐水，防水 外殼材料，鍍層:鋅鑄件，鍍鎳 觸頭鍍層:金 特性:- 電壓 - 額定:50V 額定電流:4A 觸頭鍍層厚度:- 工作溫度:-25°C ~ 85°C 標(biāo)準(zhǔn)包裝:1 |
| ISPS688FA | 功能描述:8-POSITION, INDUSTRIALNET, RJ45 制造商:panduit corp 系列:IndustrialNet? 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭 電纜類型:圓形線纜，實(shí)心或絞合導(dǎo)線 針腳/觸頭數(shù):8p8c（RJ45，以太網(wǎng)） 特性:線纜管理 屏蔽:屏蔽 等級(jí):Cat6a 侵入防護(hù):IP20 端接:IDC 長(zhǎng)度:2.059"（52.30mm） 顏色:- 線規(guī):22-27 AWG 觸頭鍍層:金 觸頭鍍層厚度:31.5μin（0.80μm） 觸頭材料:磷青銅 外殼材料:聚碳酸脂（PC） 屏蔽材料:黃銅 標(biāo)準(zhǔn)包裝:1 |
| ISPS688FAS | 功能描述:8-POSITION, INDUSTRIALNET, RJ45 制造商:panduit corp 系列:IndustrialNet? 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭 電纜類型:圓形線纜，實(shí)心或絞合導(dǎo)線 針腳/觸頭數(shù):8p8c（RJ45，以太網(wǎng)） 特性:線纜管理 屏蔽:屏蔽 等級(jí):Cat6a 侵入防護(hù):IP20 端接:IDC 長(zhǎng)度:2.059"（52.30mm） 顏色:- 線規(guī):22-27 AWG 觸頭鍍層:金 觸頭鍍層厚度:31.5μin（0.80μm） 觸頭材料:磷青銅 外殼材料:聚碳酸脂（PC） 屏蔽材料:黃銅 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。