- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384545 > ISPPAC-POWR6AT6-01NN32I (LATTICE SEMICONDUCTOR CORP) In-System Programmable Power Supply Monitoring and Margining Controller PDF資料下載
參數(shù)資料
| 型號： | ISPPAC-POWR6AT6-01NN32I |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | 電源管理 |
| 英文描述： | In-System Programmable Power Supply Monitoring and Margining Controller |
| 中文描述： | 6-CHANNEL POWER SUPPLY SUPPORT CKT, QCC32 |
| 封裝： | 5 X 5 MM, LEAD FREE, QFN-32 |
| 文件頁數(shù)： | 27/34頁 |
| 文件大?。?/td> | 906K |
| 代理商： | ISPPAC-POWR6AT6-01NN32I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
Lattice Semiconductor
ispPAC-POWR6AT6 Data Sheet
27
of the ispPAC-POWR6AT6 JTAG interface follows. For complete details of the reference specification, refer to the
publication, Standard Test Access Port and Boundary-Scan Architecture, IEEE Std 1149.1-1990 (which now
includes IEEE Std 1149.1a-1993).
Overview
An IEEE 1149.1 test access port (TAP) provides the control interface for serially accessing the digital I/O of the isp-
PAC-POWR6AT6. The TAP controller is a state machine driven with mode and clock inputs. Given in the correct
sequence, instructions are shifted into an instruction register, which then determines subsequent data input, data
output, and related operations. Device programming is performed by addressing the configuration register, shifting
data in, and then executing a program configuration instruction, after which the data is transferred to internal
E
2
CMOS cells. It is these non-volatile cells that store the configuration or the ispPAC-POWR6AT6. A set of instruc-
tions are defined that access all data registers and perform other internal control operations. For compatibility
between compliant devices, two data registers are mandated by the IEEE 1149.1 specification. Others are func-
tionally specified, but inclusion is strictly optional. Finally, there are provisions for optional data registers defined by
the manufacturer. The two required registers are the bypass and boundary-scan registers. Figure 25 shows how
the instruction and various data registers are organized in an ispPAC-POWR6AT6.
Figure 25. ispPAC-POWR6AT6 TAP Registers
TAP Controller Specifics
The TAP is controlled by the Test Clock (TCK) and Test Mode Select (TMS) inputs. These inputs determine whether
an Instruction Register or Data Register operation is performed. Driven by the TCK input, the TAP consists of a
small 16-state controller design. In a given state, the controller responds according to the level on the TMS input as
shown in Figure 26. Test Data In (TDI) and TMS are latched on the rising edge of TCK, with Test Data Out (TDO)
becoming valid on the falling edge of TCK. There are six steady states within the controller: Test-Logic-Reset, Run-
Test/Idle, Shift-Data-Register, Pause-Data-Register, Shift-Instruction-Register and Pause-Instruction-Register. But
there is only one steady state for the condition when TMS is set high: the Test-Logic-Reset state. This allows a
reset of the test logic within five TCKs or less by keeping the TMS input high. Test-Logic-Reset is the power-on
default state.
CFG_ADDRESS REGISTER (5 BITS)
E
2
CMOS
NON-VOLATILE
MEMORY
UES REGISTER (32 BITS)
IDCODE REGISTER (32 BITS)
BYPASS REGISTER (1 BIT)
INSTRUCTION REGISTER (8 BITS)
TEST ACCESS PORT (TAP)
LOGIC
OUTPUT
LATCH
TDI
TCK
TMS
TDO
M
CFG_DATA REGISTER (56 BITS)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISPPAC10 | In-System Programmable Analog Circuit |
| ISPPAC10-01PI | In-System Programmable Analog Circuit |
| ISPPAC10-01SI | In-System Programmable Analog Circuit |
| ISPPAC20 | In-System Programmable Analog Circuit |
| ISPPAC20-01J | In-System Programmable Analog Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ispPAC-POWR6AT6-01S32I | 功能描述:監(jiān)控電路 Prec Prog Pwr Supply Seq Mon IND RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| ispPAC-POWR6AT6-01SN32I | 功能描述:監(jiān)控電路 Prec Prog Pwr Supply Seq Mon Trim IND RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| ISPS5E44MFA | 功能描述:CONN PLUG MALE 4POS GOLD IDC 制造商:panduit corp 系列:IndustrialNet? 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭，公引腳 針腳數(shù):4 外殼尺寸 - 插件:M12-4 外殼尺寸，MIL:- 安裝類型:自由懸掛 端接:IDC 緊固類型:有螺紋 朝向:D 侵入防護:IP65/67 - 防塵，耐水，防水 外殼材料，鍍層:鋅鑄件，鍍鎳 觸頭鍍層:金 特性:- 電壓 - 額定:50V 額定電流:4A 觸頭鍍層厚度:- 工作溫度:-25°C ~ 85°C 標準包裝:1 |
| ISPS688FA | 功能描述:8-POSITION, INDUSTRIALNET, RJ45 制造商:panduit corp 系列:IndustrialNet? 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭 電纜類型:圓形線纜，實心或絞合導(dǎo)線 針腳/觸頭數(shù):8p8c（RJ45，以太網(wǎng)） 特性:線纜管理 屏蔽:屏蔽 等級:Cat6a 侵入防護:IP20 端接:IDC 長度:2.059"（52.30mm） 顏色:- 線規(guī):22-27 AWG 觸頭鍍層:金 觸頭鍍層厚度:31.5μin（0.80μm） 觸頭材料:磷青銅 外殼材料:聚碳酸脂（PC） 屏蔽材料:黃銅 標準包裝:1 |
| ISPS688FAS | 功能描述:8-POSITION, INDUSTRIALNET, RJ45 制造商:panduit corp 系列:IndustrialNet? 包裝:散裝 零件狀態(tài):在售 連接器類型:插頭 電纜類型:圓形線纜，實心或絞合導(dǎo)線 針腳/觸頭數(shù):8p8c（RJ45，以太網(wǎng)） 特性:線纜管理 屏蔽:屏蔽 等級:Cat6a 侵入防護:IP20 端接:IDC 長度:2.059"（52.30mm） 顏色:- 線規(guī):22-27 AWG 觸頭鍍層:金 觸頭鍍層厚度:31.5μin（0.80μm） 觸頭材料:磷青銅 外殼材料:聚碳酸脂（PC） 屏蔽材料:黃銅 標準包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。