- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384545 > ISPPAC-POWR1014A (Lattice Semiconductor Corporation) In-System Programmable Power Supply Supervisor, Reset Generator and Sequencing Controller PDF資料下載
參數(shù)資料
| 型號： | ISPPAC-POWR1014A |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | In-System Programmable Power Supply Supervisor, Reset Generator and Sequencing Controller |
| 中文描述： | 在系統(tǒng)可編程電源監(jiān)控器，復位發(fā)生器和排序控制器 |
| 文件頁數(shù)： | 34/45頁 |
| 文件大小： | 999K |
| 代理商： | ISPPAC-POWR1014A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
Lattice Semiconductor
ispPAC-POWR1014/A Data Sheet
34
inventory control data. The specifics of this feature are discussed in the IEEE 1149.1 serial interface section of this
data sheet.
Electronic Security
An electronic security “fuse” (ESF) bit is provided in every ispPAC-POWR1014/A device to prevent unauthorized
readout of the E
2
CMOS configuration bit patterns. Once programmed, this cell prevents further access to the func-
tional user bits in the device. This cell can only be erased by reprogramming the device, so the original configura-
tion cannot be examined once programmed. Usage of this feature is optional. The specifics of this feature are
discussed in the IEEE 1149.1 serial interface section of this data sheet.
Production Programming Support
Once a final configuration is determined, an ASCII format JEDEC file can be created using the PAC-Designer soft-
ware. Devices can then be ordered through the usual supply channels with the user’s specific configuration already
preloaded into the devices. By virtue of its standard interface, compatibility is maintained with existing production
programming equipment, giving customers a wide degree of freedom and flexibility in production planning.
Evaluation Fixture
Because the features of an ispPAC-POWR1014/A are all included in the larger ispPAC-POWR1220AT8 device,
designs implemented in an ispPAC-POWR1014/A can be verified using an ispPAC-POWR1220AT8 engineering
prototype board connected to the parallel port of a PC with a Lattice ispDOW
N
LOAD
cable. The board demon-
strates proper layout techniques and can be used in real time to check circuit operation as part of the design pro-
cess. Input and output connections are provided to aid in the evaluation of the functionality implemented in ispPAC-
POWR1014/A for a given application. (Figure 28).
Figure 28. Download from a PC
IEEE Standard 1149.1 Interface (JTAG)
Serial Port Programming Interface Communication with the ispPAC-POWR1014/A is facilitated via an IEEE 1149.1
test access port (TAP). It is used by the ispPAC-POWR1014/A as a serial programming interface. A brief descrip-
tion of the ispPAC-POWR1014/A JTAG interface follows. For complete details of the reference specification, refer to
the publication, Standard Test Access Port and Boundary-Scan Architecture, IEEE Std 1149.1-1990 (which now
includes IEEE Std 1149.1a-1993).
Overview
An IEEE 1149.1 test access port (TAP) provides the control interface for serially accessing the digital I/O of the isp-
PAC-POWR1014/A. The TAP controller is a state machine driven with mode and clock inputs. Given in the correct
sequence, instructions are shifted into an instruction register, which then determines subsequent data input, data
output, and related operations. Device programming is performed by addressing the configuration register, shifting
data in, and then executing a program configuration instruction, after which the data is transferred to internal
E
2
CMOS cells. It is these non-volatile cells that store the configuration or the ispPAC-POWR1014/A. A set of
ispDOW
N
LOAD
Cable (6')
4
Other
System
Circuitry
ispPAC-POWR
1220AT8
Device
PAC-Designer
Software
相關PDF資料 |
PDF描述 |
|---|---|
| ISPPAC-POWR1014A-01T48I | In-System Programmable Power Supply Supervisor, Reset Generator and Sequencing Controller |
| ISPPAC-POWR1014A-01TN48I | In-System Programmable Power Supply Supervisor, Reset Generator and Sequencing Controller |
| ISPPAC-POWR6AT6-01N32I | In-System Programmable Power Supply Monitoring and Margining Controller |
| ISPPAC-POWR6AT6-01NN32I | In-System Programmable Power Supply Monitoring and Margining Controller |
| ISPPAC10 | In-System Programmable Analog Circuit |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISPPACPOWR1014A01T48I | 制造商:Lattice Semiconductor Corporation 功能描述:Volt Supervisor Sequencer/Monitor 48-Pin TQFP |
| ispPAC-POWR1014A-01T48I | 功能描述:監(jiān)控電路 ispPAC-POWR1014 w/ A DC I RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復位:Resettable 監(jiān)視器:No Watchdog 電池備用開關:No Backup 上電復位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| ISPPAC-POWR1014A-01TN148I | 制造商:Lattice Semiconductor Corporation 功能描述:IC POWER SUPP MONITOR SMD TQFP48 制造商:Lattice Semiconductor Corporation 功能描述:IC, POWER SUPP MONITOR, SMD, TQFP48 |
| ispPAC-POWR1014A-01TN48I | 功能描述:監(jiān)控電路 ispPAC-POWR1014 w/ A DC I RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復位:Resettable 監(jiān)視器:No Watchdog 電池備用開關:No Backup 上電復位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| ISPPACPOWR1014A01TN48IAG6 | 制造商:Lattice Semiconductor Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。