參數(shù)資料
型號(hào): ISPPAC-POWR1014A
廠商: Lattice Semiconductor Corporation
英文描述: In-System Programmable Power Supply Supervisor, Reset Generator and Sequencing Controller
中文描述: 在系統(tǒng)可編程電源監(jiān)控器,復(fù)位發(fā)生器和排序控制器
文件頁(yè)數(shù): 30/45頁(yè)
文件大?。?/td> 999K
代理商: ISPPAC-POWR1014A
Lattice Semiconductor
ispPAC-POWR1014/A Data Sheet
30
SMBus SMBAlert Function
The ispPAC-POWR1014A provides an SMBus SMBAlert function so that it can request service from the bus mas-
ter when it is used as part of an SMBus system. This feature is supported as an alternate function of OUT3. When
the SMBAlert feature is enabled, OUT3 is controlled by a combination of the PLD output and the GP3_E
N
b bit
(Figure 23).
N
ote: To enable the SMBAlert feature, the SMB_Mode (EECMOS bit) should be set in software.
Figure 23. ispPAC-POWR1014/A SMBAlert Logic
The typical flow for an SMBAlert transaction is as follows (Figure 23):
1. GP3_E
N
b bit is forced (Via I
2
C write) to Low
2. ispPAC-POWR1014A PLD Logic pulls OUT3/SMBA Low
3. Master responds to interrupt from SMBA line
4. Master broadcasts a read operation using the SMBus Alert Response Address (ARA)
5. ispPAC-POWR1014A responds to read request by transmitting its device address
6. If transmitted device address matches ispPAC-POWR1014A address, it sets GP3_E
N
b bit high.
This releases OUT3/SMBA.
Figure 24. SMBAlert Bus Transaction
After OUT3/SMBA has been released, the bus master (typically a microcontroller) may opt to perform some service
functions in which it may send data to or read data from the ispPAC-POWR1014A. As part of the service functions,
the bus master will typically need to clear whatever condition initiated the SMBAlert request, and will also need to
reset GP3_E
N
b to re-enable the SMBAlert function. For further information on the SMBus, the user should consult
the SMBus Standard.
PLD
Output
Routin
g
Pool
MUX
MUX
GP3_ENb
SMBAlert
Lo
g
ic
OUT3/SMBA
I2C Interface Unit
PLD O
u
tp
u
t/GP_O
u
tp
u
t Register Select
(E2 Config
u
ration)
OUT3/SMBA Mode Select
(E2 Config
u
ration)
ACK
A4
A3
A2
A1
A0
x
A5
A6
START
1
2
3
4
5
6
7
8
9
0
0
0
1
1
0
0
ACK
1
2
3
4
5
6
7
8
9
ALERT RESPONSE ADDRESS
(0001 100)
SLAVE ADDRESS (7 BITS)
SCL
SDA
R/W
STOP
SMBA
Note: Shaded Bits Asserted by Slave
SLAVE
ASSERTS
SMBA
SLAVE
RELEASES
SMBA
相關(guān)PDF資料
PDF描述
ISPPAC-POWR1014A-01T48I In-System Programmable Power Supply Supervisor, Reset Generator and Sequencing Controller
ISPPAC-POWR1014A-01TN48I In-System Programmable Power Supply Supervisor, Reset Generator and Sequencing Controller
ISPPAC-POWR6AT6-01N32I In-System Programmable Power Supply Monitoring and Margining Controller
ISPPAC-POWR6AT6-01NN32I In-System Programmable Power Supply Monitoring and Margining Controller
ISPPAC10 In-System Programmable Analog Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISPPACPOWR1014A01T48I 制造商:Lattice Semiconductor Corporation 功能描述:Volt Supervisor Sequencer/Monitor 48-Pin TQFP
ispPAC-POWR1014A-01T48I 功能描述:監(jiān)控電路 ispPAC-POWR1014 w/ A DC I RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過(guò)電壓閾值: 輸出類(lèi)型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開(kāi)關(guān):No Backup 上電復(fù)位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
ISPPAC-POWR1014A-01TN148I 制造商:Lattice Semiconductor Corporation 功能描述:IC POWER SUPP MONITOR SMD TQFP48 制造商:Lattice Semiconductor Corporation 功能描述:IC, POWER SUPP MONITOR, SMD, TQFP48
ispPAC-POWR1014A-01TN48I 功能描述:監(jiān)控電路 ispPAC-POWR1014 w/ A DC I RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過(guò)電壓閾值: 輸出類(lèi)型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開(kāi)關(guān):No Backup 上電復(fù)位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
ISPPACPOWR1014A01TN48IAG6 制造商:Lattice Semiconductor Corporation 功能描述: