- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385396 > HSP50210 (HARRIS SEMICONDUCTOR) Digital Costas Loop(數(shù)字Costas鎖相環(huán)) PDF資料下載
參數(shù)資料
| 型號： | HSP50210 |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Digital Costas Loop(數(shù)字Costas鎖相環(huán)) |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQCC84 |
| 文件頁數(shù)： | 1/49頁 |
| 文件大?。?/td> | 340K |
| 代理商： | HSP50210 |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
3-1
TM
File Number
3652.4
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
Intersil and Design is a trademark of Intersil Corporation.
Copyright
Intersil Corporation 2000
HSP50210
Digital Costas Loop
The Digital Costas Loop (DCL) performs many of the
baseband processing tasks required for the demodulation of
BPSK, QPSK, 8-PSK, OQPSK, FSK, AM and FM
waveforms. These tasks include matched filtering, carrier
tracking, symbol synchronization, AGC, and soft decision
slicing. The DCL is designed for use with the HSP50110
Digital Quadrature Tuner to provide a two chip solution for
digital down conversion and demodulation.
The DCL processes the In-phase (I) and quadrature (Q)
components of a baseband signal which have been digitized
to 10 bits. As shown in the block diagram, the main signal
path consists of a complex multiplier, selectable matched
filters, gain multipliers, cartesian-to-polar converter, and soft
decision slicer. The complex multiplier mixes the I and Q
inputs with the output of a quadrature NCO. Following the
mix function, selectable matched filters are provided which
perform integrate and dump or root raised cosine filtering
(
α
~ 0.40). The matched filter output is routed to the slicer,
which generates 3-bit soft decisions, and to the cartesian-to-
polar converter, which generates the magnitude and phase
terms required by the AGC and Carrier Tracking Loops.
The PLL system solution is completed by the HSP50210
error detectors and second order Loop Filters that provide
carrier tracking and symbol synchronization signals. In
applications where the DCL is used with the HSP50110,
these control loops are closed through a serial interface
between the two parts. To maintain the demodulator
performance with varying signal power and SNR, an internal
AGC loop is provided to establish an optimal signal level at
the input to the slicer and to the cartesian-to-polar converter.
Features
Clock Rates Up to 52MHz
Selectable Matched Filtering with Root Raised Cosine or
Integrate and Dump Filter
Second Order Carrier and Symbol Tracking Loop
Filters
Automatic Gain Control (AGC)
Discriminator for FM/FSK Detection and Discriminator
Aided Acquisition
Swept Acquisition with Programmable Limits
Lock Detector
Data Quality and Signal Level Measurements
Cartesian to Polar Converter
8-Bit Microprocessor Control - Status Interface
Designed to work with the HSP50110 Digital
Quadrature Tuner
84 Lead PLCC
Applications
Satellite Receivers and Modems
BPSK, QPSK, 8-PSK, OQPSK, FSK, AM and FM
Demodulators
Digital Carrier Tracking
Related Products: HSP50110 Digital Quadrature Tuner,
D/A Converters HI5721, HI5731, HI5741
HSP50110/210EVAL Digital Demod Evaluation Board
Block Diagram
D
FILTER
CONTROL
INTERFACE
STATUS
BUS
10
13
CONTROL
OUT(9-0)
OUT(9-0)
TRACK
CONTROL
RRC
DUMP
INTEGRATE/
LOOP
FILTER
MAGNITUDE
PHASE
I
Q
10
8
8
CARRIER ACQ/TRK
LOOP FILTER
SYMBOL
TRACKING
LOOP FILTER
Q
I
LEVEL
DETECT
HI/LO
SLICER
CARTESIAN
TO
POLAR
FILTER
RRC
DUMP
INTEGRATE/
NCO
LEVEL
DETECT
COS
SIN
10
10
CARRIER
CONTROL/
3
3
8
8
LOCK
DETECT
SERCLK
OR CLK
Q SER OR
Q
IN
(9-0)
(COF)
(SOF)
A
B
SMBLCLK
THRESH
LKINT
OEA
OEB
STRACK
I SER OR
I
IN
(9-0)
CARRIER PHASE
ERROR DETECT
SYMBOL
PHASE
ERROR
DETECT
Data Sheet
January 1999
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSP50214VC | Programmable Downconverter |
| HSP50214VI | Programmable Downconverter |
| HSP50214 | Programmable Downconverter |
| HSP50215VC | Digital UpConverter |
| HSP50215VI | Digital UpConverter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP50210JC-52 | 功能描述:上下轉(zhuǎn)換器 COSTAS DEMODULATOR,84 PLCC,52MHZ,COMM RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| HSP50210JC-52Z | 功能描述:上下轉(zhuǎn)換器 COSTAS DEMODULATOR 84 PLCC 52MHZ COM RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| HSP50210JI-52 | 功能描述:上下轉(zhuǎn)換器 COSTAS DEMODULATOR,84 PLCC,52MHZ,IND RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| HSP50210JI-52Z | 功能描述:上下轉(zhuǎn)換器 COSTAS DEMODULATOR 84 PLCC 52MHZ IND RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| HSP50214 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Programmable Downconverter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。