- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370499 > HDMP-1022 Audio Power Amplifier; Speaker Channels:Mono; Headphone Channels:Mono; Output Power, Po:2W; Load Impedance Min:8ohm; Supply Voltage Max:24V; Supply Voltage Min:6V PDF資料下載
參數(shù)資料
| 型號： | HDMP-1022 |
| 英文描述： | Audio Power Amplifier; Speaker Channels:Mono; Headphone Channels:Mono; Output Power, Po:2W; Load Impedance Min:8ohm; Supply Voltage Max:24V; Supply Voltage Min:6V |
| 中文描述： | 低成本千兆速率發(fā)送/接收芯片組配備TTL的I / O |
| 文件頁數(shù)： | 29/40頁 |
| 文件大?。?/td> | 321K |
| 代理商： | HDMP-1022 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
644
HDMP-1024 (Rx) Phase-
Locked Loop
A more detailed block diagram for
the Rx phase-locked loop (PLL) is
shown in Figure 14. In the PLL,
the phase of the serial input, SIN,
is compared with synchronizing
signals from the internal clock
generator, using either a phase
detector or a frequency detector.
The frequency detector disable
signal, FDIS, selects which
detector to use. If synchronization
in a link is not yet established, the
HDMP-1022 (Tx) should send out
Fill Frame 0 (FF0) or Fill Frame 1
(FF1) to the remote Rx. By
setting FDIS=0, the Rx uses the
frequency detector to align its
internal clock with the rising edge
of FF0/FF1. Once frequency lock
is accomplished, FDIS can be set
to 1, then the PLL uses only the
phase detector for synchronization
adjustment and the Rx is ready to
receive data. Due to the narrow
frequency acquisition range of the
phase detector, the frequency
detector is used for internal
frequency acquisition. The
frequency detector, however, can
only work with FF0 and FF1 and
it is necessary for the PLL
selecting the phase detector (by
setting FDIS=1) before receiving
any random data.
The output of the phase-
frequency detector is externally
available through pin PHI. An
external clock source can also be
used (through pin TCLK) by
setting TCLKSEL=1. To broaden
the usable frequency range of the
chip, there is a programmable
divider before the clock
generator. The VCO or TCLK
frequency can be divided by 1, 2,
4, 8 by setting DIV1, DIV0 = 00,
01, 10, 11 (see Operating Rate
Tables).
HDMP-1024 (Rx)
Decoding
In Figure 5, the frame
demultiplexer de-serializes the
recovered serial data from the
Input Sampler, and outputs the
resulting parallel data one frame
at a time. Every frame is
composed of a 16-bit or 20-bit
Data Field (D-Field) and a 4-bit
Control Field (C-Field). The C-
Field, C0-C3, together with the
two center bits of the D-Field (D9
and D10 for 20 bit mode, D7 and
D8 for 16 bit mode) are then
decoded by the C-Field decoder to
determine the content of the
frame. The D-Field decoder is
controlled by the outputs of the
C-Field decoder. If an inverted
Data Word or Control Word is
detected, the D-Field decoder will
automatically invert the D-Field
data. If a Control Frame is
detected, the D-Field decoder will
shift the bottom half of the D-
Field so that the outputs are at
pin D
0
- D
17
(if M20SEL =1) or at
pin D
0
- D
13
(if M20SEL =0). A
data Frame is detected by the
receiver when DAV = 1. A control
Frame is detected by the receiver
if CAV = 1. A Fill Frame is
detected by the receiver if
DAV = 0 and CAV = 0.
Figure 14. HDMP-1024 (Rx) Phase-Locked Loop.
DIV N
1
0
SIN
1
0
STRBOUT
FDIS
FREQ
PHASE
CLOCK GEN
FILTER
VCO
BCLK
DIV0 DIV1
TCLKSEL
TCLK
PH1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDMP-1024 | Low Cost Gigabit Rate Receive Chip Set with TTL I/Os(帶TTL輸入/輸出的低價格千兆位速率接收芯片) |
| HDMP-1032 | 1.4 GBd Transmitter Chip Set with CIMT Encoder/Decoder and Variable Data Rate(帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd 傳送器) |
| HDMP-1034 | 1.4 GBd Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate(帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd 接收器) |
| HDMP-1512 | Fibre Channel Transmitter Chipset(光纖通道傳送芯片) |
| HDMP-1514 | Fibre Channel Receiver Chipset(光纖通道接收芯片) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-1024 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Low Cost Gigabit Rate Transmit/Receive Chip Set with TTL I/Os |
| HDMP-1032 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:1.4 GBd Transmitter/Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate |
| HDMP-1032A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1.4 GBd Transmitter Chip with CIMT Encoder/Decoder and Variable Data Rate |
| HDMP-1034 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:1.4 GBd Transmitter/Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate |
| HDMP-1034A | 制造商:HP 制造商全稱:Agilent(Hewlett-Packard) 功能描述:Transmitter/Receiver Chip Set |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。