- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370499 > HDMP-1022 Audio Power Amplifier; Speaker Channels:Mono; Headphone Channels:Mono; Output Power, Po:2W; Load Impedance Min:8ohm; Supply Voltage Max:24V; Supply Voltage Min:6V PDF資料下載
參數(shù)資料
| 型號： | HDMP-1022 |
| 英文描述： | Audio Power Amplifier; Speaker Channels:Mono; Headphone Channels:Mono; Output Power, Po:2W; Load Impedance Min:8ohm; Supply Voltage Max:24V; Supply Voltage Min:6V |
| 中文描述： | 低成本千兆速率發(fā)送/接收芯片組配備TTL的I / O |
| 文件頁數(shù)： | 19/40頁 |
| 文件大小： | 321K |
| 代理商： | HDMP-1022 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
634
Rx I/O Definition
Name
ACTIVE
Pin
25
Type
I-TTL
Signal
Chip Enable:
This input is normally driven by the Rx state machine
output. The ACTIVE signal is internally retimed by STRBOUT and
presented to the user as the LINKRDY signal. This is how the Rx
state machine signals the user that the start-up sequence is complete.
Loop Filter Capacitor:
CAP0A should be shorted to CAP0B. CAP1A
should be shorted to CAP1B. A loop filter capacitor of 0.1
μ
F must be
connected across the CAP0 and CAP1 inputs to increase the loop time
constant.
Control Frame Available Output:
This active-low output indicates
that the Rx chip data outputs are receiving Control Frames. False
CAV indications may be generated during link startup.
Data Outputs:
20 Bit data is received and decoded when M20SEL is
active; otherwise 16 bit data is decoded and the D16-D19 bits
are undefined.
CAP0A
CAP0B
CAP1A
CAP1B
CAV*
2
1
3
4
38
C
O-TTL
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
D16
D17
D18
D19
DAV*
71
70
69
68
67
66
65
60
59
58
57
56
55
54
51
50
49
48
47
46
37
O-TTL
O-TTL
Data Available Output:
This active-low output indicates that the
Rx chip data outputs, D0..D19, have received Data Frames. Data
should be latched on the rising edge of STRBOUT. Note that during
link startup, false data indications may be given. The DAV* and
LINKRDY outputs can be used together to avoid confusion during
link startup.
Normal Serial Data Input:
This is the input used when LOOPEN
is not active. When LOOPEN is high, the loop back data inputs LIN,
LIN* are used instead. An optional cable equalizer may be enabled for
the DIN, DIN* inputs by asserting EQEN.
VCO Divider Select:
These two pins program the VCO divider chain
to operate at full speed, half speed, quarter speed or one-eighth speed.
Enable Input for Cable Equalization:
When asserted, this signal
activates the cable equalization amplifier on the DIN, DIN* serial
data inputs.
DIN
DIN*
15
14
I-H50
DIV0
DIV1
EQEN
6
7
19
I-TTL
I-TTL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDMP-1024 | Low Cost Gigabit Rate Receive Chip Set with TTL I/Os(帶TTL輸入/輸出的低價格千兆位速率接收芯片) |
| HDMP-1032 | 1.4 GBd Transmitter Chip Set with CIMT Encoder/Decoder and Variable Data Rate(帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd 傳送器) |
| HDMP-1034 | 1.4 GBd Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate(帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd 接收器) |
| HDMP-1512 | Fibre Channel Transmitter Chipset(光纖通道傳送芯片) |
| HDMP-1514 | Fibre Channel Receiver Chipset(光纖通道接收芯片) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-1024 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Low Cost Gigabit Rate Transmit/Receive Chip Set with TTL I/Os |
| HDMP-1032 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:1.4 GBd Transmitter/Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate |
| HDMP-1032A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1.4 GBd Transmitter Chip with CIMT Encoder/Decoder and Variable Data Rate |
| HDMP-1034 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:1.4 GBd Transmitter/Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate |
| HDMP-1034A | 制造商:HP 制造商全稱:Agilent(Hewlett-Packard) 功能描述:Transmitter/Receiver Chip Set |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。