- 您現(xiàn)在的位置：買賣IC網 > PDF目錄370499 > HDMP-1022 Audio Power Amplifier; Speaker Channels:Mono; Headphone Channels:Mono; Output Power, Po:2W; Load Impedance Min:8ohm; Supply Voltage Max:24V; Supply Voltage Min:6V PDF資料下載
參數(shù)資料
| 型號： | HDMP-1022 |
| 英文描述： | Audio Power Amplifier; Speaker Channels:Mono; Headphone Channels:Mono; Output Power, Po:2W; Load Impedance Min:8ohm; Supply Voltage Max:24V; Supply Voltage Min:6V |
| 中文描述： | 低成本千兆速率發(fā)送/接收芯片組配備TTL的I / O |
| 文件頁數(shù)： | 15/40頁 |
| 文件大小： | 321K |
| 代理商： | HDMP-1022 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
630
Tx I/O Definition
Name
CAP0A
CAP0B
CAP1A
CAP1B
CAV*
Pin
2
1
3
4
69
Type
C
Signal
Loop Filter Capacitor:
CAP0A should be shorted to CAP0B. CAP1A
should be shorted to CAP1B. A loop filter capacitor of 0.1
μ
f must be
connected across the CAP0 and CAP1 inputs to increase the loop time
constant.
Control Word Available Input:
This active-low input tells the chip
that the user is requesting a control word be transmitted. This pin
should only be asserted after the user has determined the RFD line is
active for a given frame cycle. When this pin is asserted, the
information on the Data inputs is sent as a control frame. If CAV and
DAV are asserted simultaneously, CAV takes precedence.
Data Inputs:
20 Bit data is encoded and transmitted when M20SEL
is active; otherwise the 16 least significant bits are encoded and
transmitted. The encoded bits are transmitted LSB first (e.g.: D0 is
sent first, through to either D15 or D19, followed by the 4 coding bits
C0-C3).
I-TTL
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
D16
D17
D18
D19
DAV*
59
58
57
56
55
54
53
51
50
49
48
47
46
45
40
39
38
37
36
35
70
I-TTL
I-TTL
Data Available Input:
This active-low input tells the chip that the
user has valid data to be transmitted. This pin should be asserted only
after the user has determined that the RFD line is active for a given
frame cycle. When this pin is asserted, the information on the Data
and Flag inputs is encoded and sent as a Data frame.
VCO Divider Select:
These two pins program the VCO divider chain
to operate at full speed, half speed, quarter speed, or one-eighth speed.
Normal Serial Data Output:
Output used when LOOPEN is not
active. This output is a special
buffer line logic
driver, which is a 50
back-terminated ECL compatible output.
Enable Data:
This signal comes from the Rx chip state machine and
is used to control the RFD output of the Tx chip. The state machine
only allows data to be enabled when both sides of the link have
established stable lock.
DIV0
DIV1
DOUT
DOUT*
19
20
17
18
I-TTL
O-BLL
ED
67
I-TTL
相關PDF資料 |
PDF描述 |
|---|---|
| HDMP-1024 | Low Cost Gigabit Rate Receive Chip Set with TTL I/Os(帶TTL輸入/輸出的低價格千兆位速率接收芯片) |
| HDMP-1032 | 1.4 GBd Transmitter Chip Set with CIMT Encoder/Decoder and Variable Data Rate(帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd 傳送器) |
| HDMP-1034 | 1.4 GBd Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate(帶CIMT編碼器/譯碼器和變量數(shù)據(jù)速率的1.4 GBd 接收器) |
| HDMP-1512 | Fibre Channel Transmitter Chipset(光纖通道傳送芯片) |
| HDMP-1514 | Fibre Channel Receiver Chipset(光纖通道接收芯片) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-1024 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Low Cost Gigabit Rate Transmit/Receive Chip Set with TTL I/Os |
| HDMP-1032 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:1.4 GBd Transmitter/Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate |
| HDMP-1032A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1.4 GBd Transmitter Chip with CIMT Encoder/Decoder and Variable Data Rate |
| HDMP-1034 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:1.4 GBd Transmitter/Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate |
| HDMP-1034A | 制造商:HP 制造商全稱:Agilent(Hewlett-Packard) 功能描述:Transmitter/Receiver Chip Set |
發(fā)布緊急采購，3分鐘左右您將得到回復。