- 您現(xiàn)在的位置：買賣IC網 > PDF目錄385344 > GS9090A (Gennum Corporation) GS9090A GenLINX-R III 270Mb/s Deserializer for SDI PDF資料下載
參數(shù)資料
| 型號： | GS9090A |
| 廠商： | Gennum Corporation |
| 英文描述： | GS9090A GenLINX-R III 270Mb/s Deserializer for SDI |
| 中文描述： | GS9090A GenLINX - R的第三270Mb / s的SDI解串器 |
| 文件頁數(shù)： | 62/69頁 |
| 文件大?。?/td> | 687K |
| 代理商： | GS9090A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當前第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
GS9090A Preliminary Data Sheet
Proprietary and Confidential
34714 - 0
February 2006
62 of 69
3.15 Reset Operation
When the RESET signal on the GS9090A is de-asserted (RESET = LOW to HIGH)
the LOCKED and DATA[9:0] signals are valid after a period of 200ns after fhe rising
edge of the RESET signal. (See
Figure 3-20
)
The application layer should not sample the LOCKED or DATA[9:0] signals during
this time.
Figure 3-20: Reset Timing
3.16 JTAG Operation
When the JTAG/HOST pin is set HIGH by the application layer, the host interface
port (as described in
GSPI Host Interface on page 58
) will be configured for JTAG
test operation. In this mode, pins 16, 17, 19, and 20 become TMS, TCK, TDO, and
TDI respectively. In addition, the RESET pin will operate as the test reset pin, as
well as resetting the internal registers.
Boundary scan testing using the JTAG interface will be possible in this mode.
There are two methods in which JTAG can be used on the GS9090A:
1. As a stand-alone JTAG interface to be used at in-circuit ATE (Automatic Test
Equipment) during PCB assembly; or
2. Under control of the host for applications such as system power self tests.
When the JTAG tests are applied by ATE, care must be taken to disable any other
devices driving the digital I/O pins. If the tests are to be applied only at ATE, this
can be accomplished with tri-state buffers used in conjunction with the
JTAG/HOST input signal. This is shown in
Figure 3-21
.
Alternatively, if the test capabilities are to be used in the system, the host may still
control the JTAG/HOST input signal, but some means for tri-stating the host must
exist in order to use the interface at ATE. This is represented in
Figure 3-22
.
DOUT[9:0]
LOCKED
RESET
200ns
Invalid
Data
相關PDF資料 |
PDF描述 |
|---|---|
| GS9090ACNE3 | GS9090A GenLINX-R III 270Mb/s Deserializer for SDI |
| GS9090 | GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI |
| GS9090-CNE3 | GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI |
| GS9092A | GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI |
| GS9092ACNE3 | GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GS9090A_10 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Deserializer |
| GS9090ACNE3 | 制造商:Semtech Corporation 功能描述:270Mb/s Deserializer 56-Pin QFN EP 制造商:Semtech Corporation 功能描述:270Mb/s Deserializer for SDI & ASI |
| GS9090B | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Deserializer for SDI |
| GS9090B_10 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Deserializer for SDI |
| GS9090BCNE3 | 功能描述:RF, RFID, WIRELESS RoHS:是 類別:集成電路 (IC) >> 接口 - 串行器，解串行器 系列:* 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 功能:解串器 數(shù)據(jù)速率:2.5Gbps 輸入類型:串行 輸出類型:并聯(lián) 輸入數(shù):- 輸出數(shù):24 電源電壓:1.8 V ~ 3.3 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應商設備封裝:64-TQFP-EP（10x10） 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。