- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385344 > GS9090A (Gennum Corporation) GS9090A GenLINX-R III 270Mb/s Deserializer for SDI PDF資料下載
參數(shù)資料
| 型號(hào)： | GS9090A |
| 廠商： | Gennum Corporation |
| 英文描述： | GS9090A GenLINX-R III 270Mb/s Deserializer for SDI |
| 中文描述： | GS9090A GenLINX - R的第三270Mb / s的SDI解串器 |
| 文件頁數(shù)： | 54/69頁 |
| 文件大?。?/td> | 687K |
| 代理商： | GS9090A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁當(dāng)前第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
GS9090A Preliminary Data Sheet
Proprietary and Confidential
34714 - 0
February 2006
54 of 69
3.11 Parallel Data Outputs
Data outputs are valid on the rising edge of PCLK as shown in
Figure 3-13
.
Figure 3-13: PCLK to Data & Control Signal Output Timing
The data is presented in 10-bit format and may be scrambled or unscrambled,
framed or unframed.
The output data format is defined by the settings of the external SMPTE_BYPASS
and DVB_ASI pins (see
Table 3-16
). Recall that in Manual mode, these pins are
set by the application layer as inputs to the device. In Auto mode, however, the
GS9090A sets these pins as output status signals.
3.11.1 Parallel Data Bus
The parallel data outputs of the GS9090A support both LVTTL and LVCMOS
levels. These outputs use either +1.8V or +3.3V, supplied at the IO_VDD and
IO_GND pins. When interfacing with +5V logic levels, the IO_VDD pins should be
supplied with +3.3V. For a low power connection, the IO_VDD pins may be
connected to +1.8V.
All outputs, including the PCLK output, will be driven to a high-impedance state if
the RESET signal is asserted LOW with the exception of the STAT pins and the
DATA_ERROR pin which will maintain the last state they were in for the duration
that RESET is asserted.
50%
t
OH
t
OD
V
OH
V
OL
V
OH
V
OL
V
OH
V
OL
V
OH
V
OL
CONTROL
SIGNAL OUTPUT
DOUT[9:0]
PCLK
Table 3-16: Parallel Data Output Format
Pin Settings
Output Data Format
DOUT[9:0]
SMPTE_BYPASS
DVB_ASI
10-bit Data
DATA
LOW
LOW
10-bit Multiplexed SD
Luma / Chroma
HIGH
LOW
10-bit DVB-ASI
DVB-ASI data
LOW
HIGH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS9090ACNE3 | GS9090A GenLINX-R III 270Mb/s Deserializer for SDI |
| GS9090 | GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI |
| GS9090-CNE3 | GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI |
| GS9092A | GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI |
| GS9092ACNE3 | GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS9090A_10 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Deserializer |
| GS9090ACNE3 | 制造商:Semtech Corporation 功能描述:270Mb/s Deserializer 56-Pin QFN EP 制造商:Semtech Corporation 功能描述:270Mb/s Deserializer for SDI & ASI |
| GS9090B | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Deserializer for SDI |
| GS9090B_10 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Deserializer for SDI |
| GS9090BCNE3 | 功能描述:RF, RFID, WIRELESS RoHS:是 類別:集成電路 (IC) >> 接口 - 串行器，解串行器 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 功能:解串器 數(shù)據(jù)速率:2.5Gbps 輸入類型:串行 輸出類型:并聯(lián) 輸入數(shù):- 輸出數(shù):24 電源電壓:1.8 V ~ 3.3 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-TQFP-EP（10x10） 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。