參數(shù)資料
型號(hào)： GS9090A
廠商： Gennum Corporation
英文描述： GS9090A GenLINX-R III 270Mb/s Deserializer for SDI
中文描述： GS9090A GenLINX - R的第三270Mb / s的SDI解串器
文件頁數(shù)： 42/69頁
文件大?。?/td> 687K
代理商： GS9090A
GS9090A Preliminary Data Sheet
Proprietary and Confidential
34714 - 0
February 2006
42 of 69
3.9.7.3 Lock Error Detection
The LOCKED pin of the GS9090A indicates the lock status of the internal reclocker
and lock detect blocks of the device. Only when the LOCKED pin is asserted HIGH
has the device correctly locked to the received data stream (see
Lock Detect on
page 21
).
The GS9090A will also indicate lock error to the host interface when LOCKED =
LOW by setting the LOCK_ERR bit in the ERROR_STATUS register HIGH.
3.9.7.4 Ancillary Data Checksum Error Detection
The GS9090A will calculate checksums for all received ancillary data and compare
the calculated values to the received checksum words. If a mismatch is detected,
the CS_ERR bit of the ERROR_STATUS register will be set HIGH.
Although the GS9090A will calculate and compare checksum values for all
ancillary data types by default, the host interface may program the device to check
only certain types of ancillary data checksums. This is accomplished via the
ANC_TYPE registers as described in
Programmable Ancillary Data Detection on
page 30
.
3.9.7.5 TRS Error Detection
TRS error flags are generated by the GS9090A when:
1. The received TRS H timing does not correspond to the internal flywheel
timing; or
2. The received TRS hamming codes are incorrect.
Both 8-bit and 10-bit SAV and EAV TRS words are checked for timing and data
integrity errors. These are flagged via the SAV_ERR and/or EAV_ERR bits of the
ERROR_STATUS register.
NOTE: H timing based TRS errors will only be generated if the FW_EN pin is set
HIGH. F & V timing errors are not detected or corrected.
3.9.8 Error Correction and Insertion
In addition to signal error detection and indication, the GS9090A may also correct
certain types of errors by inserting corrected code words, checksums, and TRS
values into the data stream. These features are only available in SMPTE mode and
the IOPROC_EN pin must be set HIGH by the application layer. Individual
correction features may be enabled or disabled by setting bits 0 to 3 in the
IOPROC_DISABLE register (
Table 3-14
).
All of the IOPROC_DISABLE register bits default to '0' after a device reset,
enabling all of the processing features. To disable any individual error correction
feature, the host interface must set the corresponding bit HIGH in the
IOPROC_DISABLE register.
相關(guān)PDF資料
PDF描述
GS9090ACNE3 GS9090A GenLINX-R III 270Mb/s Deserializer for SDI
GS9090 GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI
GS9090-CNE3 GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI
GS9092A GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
GS9092ACNE3 GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS9090A_10 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Deserializer
GS9090ACNE3 制造商:Semtech Corporation 功能描述:270Mb/s Deserializer 56-Pin QFN EP 制造商:Semtech Corporation 功能描述:270Mb/s Deserializer for SDI & ASI
GS9090B 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Deserializer for SDI
GS9090B_10 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Deserializer for SDI
GS9090BCNE3 功能描述:RF, RFID, WIRELESS RoHS:是 類別:集成電路 (IC) >> 接口 - 串行器，解串行器 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 功能:解串器 數(shù)據(jù)速率:2.5Gbps 輸入類型:串行 輸出類型:并聯(lián) 輸入數(shù):- 輸出數(shù):24 電源電壓:1.8 V ~ 3.3 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-TQFP-EP（10x10） 包裝:管件
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*