- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384345 > GS4901BCNE3 (Gennum Corporation) SD Clock and Timing Generator with GENLOCK PDF資料下載
參數(shù)資料
| 型號： | GS4901BCNE3 |
| 廠商： | Gennum Corporation |
| 英文描述： | SD Clock and Timing Generator with GENLOCK |
| 中文描述： | 統(tǒng)計時鐘和定時發(fā)生器鎖相 |
| 文件頁數(shù)： | 56/95頁 |
| 文件大小： | 898K |
| 代理商： | GS4901BCNE3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當(dāng)前第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁
GS4901B/GS4900B Preliminary Data Sheet
37703 - 0
April 2006
56 of 95
525i 59.94 Format
For 525/59.94 NTSC reference signals, the device will observe the 5-frame
phase-relationship inherent with this video standard, aligning the audio clocks with
the 50% point of the H sync input of line 1 on every fifth frame (+/- the allowable
drift specified in
Table 3-9
).
The number of audio sample clocks during a video frame is shown in
Table 3-10
for 32, 44.1, and 48kHz audio sampling frequencies.
The external 10FID input pin may be used to resynchronize other audio clock
frequencies, according to
Table 3-10
, by applying an active signal during the
reference HSYNC of line 1 of the appropriate video frame. Please see
Section 3.4.2 on page 41
for more details on the 10FID input pin.
In the case where 10FID is not present as a reference signal, the GS4901B will
automatically generate an AFS pulse appropriate to the format selected, and use
it to create an audio frame sequence.
Host Interface Control of AFS and 10FID
Alternatively, the user may program the device via the host interface to re-time the
audio frame sequence and 10 field-ID. Using register 1Ah, a pulse may be
generated to reset the AFS and/or 10FID dividers at the start of an output video
frame (see
Section 3.10.3 on page 66
).
If using the host interface to reset the AFS pulse, the device may be configured to
ignore the input 10FID reference pin. To disable the signal on the external 10FID
pin from resetting the AFS output pulse, set bit 0 of the Audio_Control register
HIGH.
If using the host interface to reset the 10FID pulse, the external 10FID pin must be
grounded.
Table 3-10: Audio Sampling Frequency to Video Frame Rate Synchronization
Audio Samples per Video Frame
Audio Sample Rate (kHz)
24fps
25fps
29.97fps
30fps
50fps
59.94fps
60fps
32
4000/3
1280
16016/15
3200/3
640
8008/15
1600/3
44.1
3675/2
1764
147147/100
1470
882
147147/200
735
48
2000
1920
8008/5
1600
960
4004/5
800
* fps = frames per second.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS4910B | HD/SD/Graphics Clock and Timing Generator with GENLOCK |
| GS4910BCNE3 | HD/SD/Graphics Clock and Timing Generator with GENLOCK |
| GS4911B | HD/SD/Graphics Clock and Timing Generator with GENLOCK |
| GS4911BCNE3 | HD/SD/Graphics Clock and Timing Generator with GENLOCK |
| GS4915 | CONN,S/R,8 POS,254C-08-1, CLOSED END STRAIN RELIEF COVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS4910B | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD/SD/Graphics Clock and Timing Generator with GENLOCK |
| GS4910BCNE3 | 功能描述:IC RE-TIMER RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| GS4911ACNE3 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述: |
| GS4911B | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD/SD/Graphics Clock and Timing Generator with GENLOCK |
| GS4911B_09 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD/SD/Graphics Clock and Timing Generator with GENLOCK |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。