參數資料
型號: GS4901BCNE3
廠商: Gennum Corporation
英文描述: SD Clock and Timing Generator with GENLOCK
中文描述: 統(tǒng)計時鐘和定時發(fā)生器鎖相
文件頁數: 39/95頁
文件大小: 898K
代理商: GS4901BCNE3
GS4901B/GS4900B Preliminary Data Sheet
37703 - 0
April 2006
39 of 95
Figure 3-2: Output Accuracy and Modes of Operation
3.3 Output Timing Format Selection
At device power-up (described in
Section 3.12 on page 88
), the application layer
should immediately set the external VID_STD[5:0] and ASR_SEL[2:0] pins. The
VID_STD[5:0] pins are used to select a pre-programmed output video format. The
ASR_SEL[2:0] pins are only available on the GS4901B, and are used to select the
fundamental audio frequency or to turn off audio clock generation.
The output timing formats selectable by the user via the VID_STD[5:0] pins are
listed in
Section 1.4 on page 20
.
Table 3-7
in
Section 3.7.2 on page 53
lists the
audio sample rates available via the ASR_SEL[2:0] pins.
NOTE: The VID_STD[5:4] pins should be grounded by the application layer since
these pins are not required to select output video standards 1 to 10.
On power-up, the device will first check the status of the GENLOCK pin. If
GENLOCK is set LOW and a valid reference has been applied to the inputs, the
device will output the selected video standard while attempting to genlock.
However, if a reference signal has not been applied and GENLOCK=LOW, the
initial clock and timing outputs may be determined by the internal default settings
of the chip. If GENLOCK is set HIGH, the device will immediately enter Free Run
mode and will correctly output the selected video standard.
When operating in Free Run or Genlock mode, the GS4901B/GS4900B will
continuously monitor the settings of the VID_STD[5:0] and ASR_SEL[2:0] pins. If
the user wishes to change the format of the output clocks and timing signals, these
pins may be reconfigured at any time, although it is recommended that the device
be reset when changing output video standards.
Free Run
Genlock
Freeze
27 MHz
-2ppm
No Input
Reference
Reference
Applied
Reference
Lost
Time
Assumption: Reference
XTAL is 27MHz+/-100ppm
-100ppm
+100ppm
+2ppm
+
NOTES:
1. t represents the temperature variability of the crystal
2. Diagram not to scale.
t
t
- t
+ t
- t
相關PDF資料
PDF描述
GS4910B HD/SD/Graphics Clock and Timing Generator with GENLOCK
GS4910BCNE3 HD/SD/Graphics Clock and Timing Generator with GENLOCK
GS4911B HD/SD/Graphics Clock and Timing Generator with GENLOCK
GS4911BCNE3 HD/SD/Graphics Clock and Timing Generator with GENLOCK
GS4915 CONN,S/R,8 POS,254C-08-1, CLOSED END STRAIN RELIEF COVER
相關代理商/技術參數
參數描述
GS4910B 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD/SD/Graphics Clock and Timing Generator with GENLOCK
GS4910BCNE3 功能描述:IC RE-TIMER RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數:- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
GS4911ACNE3 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述:
GS4911B 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD/SD/Graphics Clock and Timing Generator with GENLOCK
GS4911B_09 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD/SD/Graphics Clock and Timing Generator with GENLOCK