GS1559 Data Sheet
30572 - 4
July 2005
70 of 74
5.2 Typical Application Circuit (Part B)
GS1559
V
V
A
A
V
V
L
A
A
A
C
L
V C O _ V C C
1u
10n
GND_VCO
V C O _ V C C
V C O _ V C C
GO1525
5
4
8
2
7
1
3
6
V
G N D
G N D
G
V
O
N
G
10n
10n
4K75 +/- 1%
GND_VCO
GND_VCO
GND_VCO
GND_VCO
GND_VCO
100n
0
39K2
2n2
GND_VCO
GND_VCO
B
B
+3.3V
C P _ V D D
C P _ G N D
0
1u
1u
10n
10n
0
GND_A
+1.8V_A
10n
GND_A
DOUT18
DOUT19
DATA[19..0]
DATA18
DATA17
DATA19
A 9
B10
A 1 0
DOUT1
K 1 0
K 9
DATA12
DATA11
DATA10
DATA9
DATA13
DATA14
DATA16
DATA15
DOUT13
DOUT14
DOUT15
DOUT9
DOUT12
F10
F9
DATA7
DATA6
DATA5
DATA3
DATA0
DATA4
DOUT2
DOUT3
DOUT4
DOUT5
DOUT6
DOUT7
J10
J9
H10
H9
G10
G9
E9
E10
D9
D10
C9
C10
B9
A
B
B
C
C
D
D
D
E
E
F
F
F
G
G
G
H
J
J
J
TERM1
DDI_1
10n
GND_EQ
E2
E1
C D 1
F1
D1
TERM2
10n
GND_EQ
H2
DDI_2
DDI_2
DDI2
4u7
DDI2
4u7
C D 2
J1
G1
H1
RSET
+1.8V_A
281 +/-1%
10n
K1
B 7
D4
K 6
C 7
H 5
C 6
G5
D5
E4
F4
G4
J 5
H 4
H 6
J 6
G 6
RESET_TRST
20bit/10bit
SDO_EN/DIS
SMPTE_BYPASS
SD/HD
FW_EN/DIS
IPSEL
MASTER/SLAVE
DVB_ASI
R C _ B Y P
SCLK_TCK
SDIN_TDI
SDOUT_TDO
CS_TMS
RESET_TRST
20bit/10bit
IOPROC_EN/DIS
FW_EN/DIS
IPSEL
JTAG/HOST
MASTER/SLAVE
SMPTE_BYPASS
SD/HD
DVB_ASI
R C _ B Y P
SCLK_TCK
SDIN_TDI
SDOUT_TDO
CS_TMS
RESET_TRST
SCLK_TCK
SDOUT_TDO
SDIN_TDI
IPSEL
20bit/10bit
IOPROC_EN/DIS
SDO_EN/DIS
FW_EN/DIS
JTAG/HOST
MASTER/SLAVE
2k2
2k2
2k2
2k2
DVB_ASI
R C _ B Y P
NOTE: SMPTE_BYPASS, SD/HD, DVB_ASI, and RC_BYP
are INPUTS in slave mode (MASTER/SLAVE = LOW), and
are OUTPUTS in master mode (MASTER/SLAVE = HIGH).
SMPTE_BYPASS
SD/HD
RESET_TRST
SCLK_TCK
SDOUT_TDO
SDIN_TDI
IPSEL
20bit/10bit
IOPROC_EN/DIS
SDO_EN/DIS
FW_EN/DIS
JTAG/HOST
MASTER/SLAVE
DVB_ASI
R C _ B Y P
SMPTE_BYPASS
SD/HD
CS_TMS
CS_TMS
75
PCLK
DATA_ERROR
LOCK
C A N C
FIFO_LD
Y A N C
F
V
H
PCLK
DATA_ERROR
LOCK
C A N C
FIFO_LD
Y A N C
F
V
H
A 7
H 7
C 8
D 8
G 8
H 8
D 6
K 7
J 7
PCLK
DATA_ERROR
LOY A N C
C A N C
FIFO_LD
F
V
H
PCLK
DATA_ERROR
LOCK
C A N C
FIFO_LD
F
V
H
C
C
E
E
C
C
F
F
I
I
J
K
I
I
F
E
I
I
A
B
S
S
+1.8V_A
75
75
10n
To the GS1528A
Cable Driver
GND_A
K
K
C
C
K
K
C
C
B
B
P
P
B
C
C
C
C
C
C
C
I
I
I
I
I
I
C
C
P
P
B
+3.3V
IO_GND
IO_VDD
1u
10n
GND_D
+3.3V
IO_GND
IO_VDD
1u
10n
GND_D
+3.3V
IO_GND
IO_VDD
1u
10n
GND_D
+1.8V
C O R E _ G N D
C O R E _ V D D
10n
GND_D
+1.8V
C O R E _ G N D
C O R E _ V D D
10n
GND_D
P D B U F F _ G N D
P D _ V D D
B U F F _ V D D
+1.8V
10n
GND_A
NOTE: See Gennum's Reference Design:
"Interfacing the GS1532 to the GS1528 Multi-rate Cable Driver"
+ 3 . 3 V
+ 1 . 8 V _ A
0
GND_D
CD
4K75 +/- 1%